INFO-FLOW: Workspace /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2 opened at Mon Jun 12 14:33:58 IST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.61 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.25 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.87 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/sam-admin/Desktop/iith/Module-2/sampractrice/er 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/sam-admin/Desktop/iith/Module-2/sampractrice/er
Execute     config_export -output=/home/sam-admin/Desktop/iith/Module-2/sampractrice/er 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.95 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -output /home/sam-admin/Desktop/iith/Module-2/sampractrice/er -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output /home/sam-admin/Desktop/iith/Module-2/sampractrice/er -rtl verilog -vivado_clock 10 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 214.293 MB.
INFO: [HLS 200-10] Analyzing design file '../codes/crc.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../codes/crc.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang ../codes/crc.cpp -foptimization-record-file=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.cpp.clang.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.cpp.clang.err.log 
Command       ap_eval done; 0.77 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
Execute       set_directive_top crc24a -name=crc24a 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/clang.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.06 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/.systemc_flag -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/all.directive.json -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.19 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.41 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.44 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.18 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp.clang.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.42 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.76 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.18 seconds; current allocated memory: 214.297 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.0.bc -args  "/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc.g.bc -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.0.bc > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.1.lower.bc -args /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.1.lower.bc > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 1.02 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.02 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.2.m1.bc -args /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.2.m1.bc > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.28 sec.
Execute       run_link_or_opt -opt -out /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.3.fpc.bc -args /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=crc24a -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=crc24a -reflow-float-conversion -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.3.fpc.bc > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.9 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.9 sec.
Execute       run_link_or_opt -out /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.4.m2.bc -args /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.4.m2.bc > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.5.gdce.bc -args /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=crc24a 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=crc24a -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.5.gdce.bc > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=crc24a -mllvm -hls-db-dir -mllvm /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.5.gdce.bc -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.57 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (../codes/crc.cpp:35:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../codes/crc.cpp:35:30) in function 'crc24a' completely with a factor of 25 (../codes/crc.cpp:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dividend' due to pipeline pragma (../codes/crc.cpp:33:9)
INFO: [HLS 214-248] Applying array_partition to 'dividend': Complete partitioning on dimension 1. (../codes/crc.cpp:18:10)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.97 seconds; current allocated memory: 215.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 215.520 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top crc24a -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.0.bc -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 223.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.1.bc -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.2.prechk.bc -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 224.750 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.g.1.bc to /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.o.1.bc -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.3 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.o.1.tmp.bc -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../codes/crc.cpp:50:9) to (../codes/crc.cpp:49:22) in function 'crc24a'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 249.754 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.o.2.bc -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../codes/crc.cpp:52:18)
Command         transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 296.902 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.07 sec.
Command     elaborate done; 10.25 sec.
Execute     ap_eval exec zip -j /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'crc24a' ...
Execute       ap_set_top_model crc24a 
Execute       get_model_list crc24a -filter all-wo-channel -topdown 
Execute       preproc_iomode -model crc24a 
Execute       preproc_iomode -model crc24a_Pipeline_VITIS_LOOP_60_6 
Execute       preproc_iomode -model crc24a_Pipeline_VITIS_LOOP_49_5 
Execute       preproc_iomode -model crc24a_Pipeline_VITIS_LOOP_45_4 
Execute       preproc_iomode -model crc24a_Pipeline_VITIS_LOOP_32_2 
Execute       preproc_iomode -model crc24a_Pipeline_VITIS_LOOP_25_1 
Execute       get_model_list crc24a -filter all-wo-channel 
INFO-FLOW: Model list for configure: crc24a_Pipeline_VITIS_LOOP_25_1 crc24a_Pipeline_VITIS_LOOP_32_2 crc24a_Pipeline_VITIS_LOOP_45_4 crc24a_Pipeline_VITIS_LOOP_49_5 crc24a_Pipeline_VITIS_LOOP_60_6 crc24a
INFO-FLOW: Configuring Module : crc24a_Pipeline_VITIS_LOOP_25_1 ...
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_25_1 
Execute       apply_spec_resource_limit crc24a_Pipeline_VITIS_LOOP_25_1 
INFO-FLOW: Configuring Module : crc24a_Pipeline_VITIS_LOOP_32_2 ...
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_32_2 
Execute       apply_spec_resource_limit crc24a_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : crc24a_Pipeline_VITIS_LOOP_45_4 ...
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_45_4 
Execute       apply_spec_resource_limit crc24a_Pipeline_VITIS_LOOP_45_4 
INFO-FLOW: Configuring Module : crc24a_Pipeline_VITIS_LOOP_49_5 ...
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_49_5 
Execute       apply_spec_resource_limit crc24a_Pipeline_VITIS_LOOP_49_5 
INFO-FLOW: Configuring Module : crc24a_Pipeline_VITIS_LOOP_60_6 ...
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_60_6 
Execute       apply_spec_resource_limit crc24a_Pipeline_VITIS_LOOP_60_6 
INFO-FLOW: Configuring Module : crc24a ...
Execute       set_default_model crc24a 
Execute       apply_spec_resource_limit crc24a 
INFO-FLOW: Model list for preprocess: crc24a_Pipeline_VITIS_LOOP_25_1 crc24a_Pipeline_VITIS_LOOP_32_2 crc24a_Pipeline_VITIS_LOOP_45_4 crc24a_Pipeline_VITIS_LOOP_49_5 crc24a_Pipeline_VITIS_LOOP_60_6 crc24a
INFO-FLOW: Preprocessing Module: crc24a_Pipeline_VITIS_LOOP_25_1 ...
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_25_1 
Execute       cdfg_preprocess -model crc24a_Pipeline_VITIS_LOOP_25_1 
Execute       rtl_gen_preprocess crc24a_Pipeline_VITIS_LOOP_25_1 
INFO-FLOW: Preprocessing Module: crc24a_Pipeline_VITIS_LOOP_32_2 ...
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_32_2 
Execute       cdfg_preprocess -model crc24a_Pipeline_VITIS_LOOP_32_2 
Execute       rtl_gen_preprocess crc24a_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: crc24a_Pipeline_VITIS_LOOP_45_4 ...
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_45_4 
Execute       cdfg_preprocess -model crc24a_Pipeline_VITIS_LOOP_45_4 
Execute       rtl_gen_preprocess crc24a_Pipeline_VITIS_LOOP_45_4 
INFO-FLOW: Preprocessing Module: crc24a_Pipeline_VITIS_LOOP_49_5 ...
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_49_5 
Execute       cdfg_preprocess -model crc24a_Pipeline_VITIS_LOOP_49_5 
Execute       rtl_gen_preprocess crc24a_Pipeline_VITIS_LOOP_49_5 
INFO-FLOW: Preprocessing Module: crc24a_Pipeline_VITIS_LOOP_60_6 ...
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_60_6 
Execute       cdfg_preprocess -model crc24a_Pipeline_VITIS_LOOP_60_6 
Execute       rtl_gen_preprocess crc24a_Pipeline_VITIS_LOOP_60_6 
INFO-FLOW: Preprocessing Module: crc24a ...
Execute       set_default_model crc24a 
Execute       cdfg_preprocess -model crc24a 
Execute       rtl_gen_preprocess crc24a 
INFO-FLOW: Model list for synthesis: crc24a_Pipeline_VITIS_LOOP_25_1 crc24a_Pipeline_VITIS_LOOP_32_2 crc24a_Pipeline_VITIS_LOOP_45_4 crc24a_Pipeline_VITIS_LOOP_49_5 crc24a_Pipeline_VITIS_LOOP_60_6 crc24a
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crc24a_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_25_1 
Execute       schedule -model crc24a_Pipeline_VITIS_LOOP_25_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 301.406 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_25_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_25_1.sched.adb -f 
INFO-FLOW: Finish scheduling crc24a_Pipeline_VITIS_LOOP_25_1.
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_25_1 
Execute       bind -model crc24a_Pipeline_VITIS_LOOP_25_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 301.406 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_25_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_25_1.bind.adb -f 
INFO-FLOW: Finish binding crc24a_Pipeline_VITIS_LOOP_25_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crc24a_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_32_2 
Execute       schedule -model crc24a_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.23 seconds; current allocated memory: 386.891 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling crc24a_Pipeline_VITIS_LOOP_32_2.
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_32_2 
Execute       bind -model crc24a_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 386.891 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding crc24a_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crc24a_Pipeline_VITIS_LOOP_45_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_45_4 
Execute       schedule -model crc24a_Pipeline_VITIS_LOOP_45_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 386.891 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_45_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_45_4.sched.adb -f 
INFO-FLOW: Finish scheduling crc24a_Pipeline_VITIS_LOOP_45_4.
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_45_4 
Execute       bind -model crc24a_Pipeline_VITIS_LOOP_45_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 386.891 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_45_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_45_4.bind.adb -f 
INFO-FLOW: Finish binding crc24a_Pipeline_VITIS_LOOP_45_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crc24a_Pipeline_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_49_5 
Execute       schedule -model crc24a_Pipeline_VITIS_LOOP_49_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 386.891 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_49_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_49_5.sched.adb -f 
INFO-FLOW: Finish scheduling crc24a_Pipeline_VITIS_LOOP_49_5.
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_49_5 
Execute       bind -model crc24a_Pipeline_VITIS_LOOP_49_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 386.891 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_49_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_49_5.bind.adb -f 
INFO-FLOW: Finish binding crc24a_Pipeline_VITIS_LOOP_49_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crc24a_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_60_6 
Execute       schedule -model crc24a_Pipeline_VITIS_LOOP_60_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 386.891 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_60_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_60_6.sched.adb -f 
INFO-FLOW: Finish scheduling crc24a_Pipeline_VITIS_LOOP_60_6.
Execute       set_default_model crc24a_Pipeline_VITIS_LOOP_60_6 
Execute       bind -model crc24a_Pipeline_VITIS_LOOP_60_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 386.891 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_60_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_60_6.bind.adb -f 
INFO-FLOW: Finish binding crc24a_Pipeline_VITIS_LOOP_60_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crc24a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crc24a 
Execute       schedule -model crc24a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 386.891 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.sched.adb -f 
INFO-FLOW: Finish scheduling crc24a.
Execute       set_default_model crc24a 
Execute       bind -model crc24a 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 386.891 MB.
Execute       syn_report -verbosereport -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.bind.adb -f 
INFO-FLOW: Finish binding crc24a.
Execute       get_model_list crc24a -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crc24a_Pipeline_VITIS_LOOP_25_1 
Execute       rtl_gen_preprocess crc24a_Pipeline_VITIS_LOOP_32_2 
Execute       rtl_gen_preprocess crc24a_Pipeline_VITIS_LOOP_45_4 
Execute       rtl_gen_preprocess crc24a_Pipeline_VITIS_LOOP_49_5 
Execute       rtl_gen_preprocess crc24a_Pipeline_VITIS_LOOP_60_6 
Execute       rtl_gen_preprocess crc24a 
INFO-FLOW: Model list for RTL generation: crc24a_Pipeline_VITIS_LOOP_25_1 crc24a_Pipeline_VITIS_LOOP_32_2 crc24a_Pipeline_VITIS_LOOP_45_4 crc24a_Pipeline_VITIS_LOOP_49_5 crc24a_Pipeline_VITIS_LOOP_60_6 crc24a
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crc24a_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model crc24a_Pipeline_VITIS_LOOP_25_1 -top_prefix crc24a_ -sub_prefix crc24a_ -mg_file /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_25_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crc24a_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 386.891 MB.
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.rtl_wrap.cfg.tcl 
Execute       gen_rtl crc24a_Pipeline_VITIS_LOOP_25_1 -style xilinx -f -lang vhdl -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/vhdl/crc24a_crc24a_Pipeline_VITIS_LOOP_25_1 
Execute       gen_rtl crc24a_Pipeline_VITIS_LOOP_25_1 -style xilinx -f -lang vlog -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_25_1 
Execute       syn_report -csynth -model crc24a_Pipeline_VITIS_LOOP_25_1 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_Pipeline_VITIS_LOOP_25_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model crc24a_Pipeline_VITIS_LOOP_25_1 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_Pipeline_VITIS_LOOP_25_1_csynth.xml 
Execute       syn_report -verbosereport -model crc24a_Pipeline_VITIS_LOOP_25_1 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_25_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model crc24a_Pipeline_VITIS_LOOP_25_1 -f -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_25_1.adb 
Execute       db_write -model crc24a_Pipeline_VITIS_LOOP_25_1 -bindview -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info crc24a_Pipeline_VITIS_LOOP_25_1 -p /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_25_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crc24a_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model crc24a_Pipeline_VITIS_LOOP_32_2 -top_prefix crc24a_ -sub_prefix crc24a_ -mg_file /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crc24a_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_245_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'crc24a_Pipeline_VITIS_LOOP_32_2'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 386.891 MB.
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.rtl_wrap.cfg.tcl 
Execute       gen_rtl crc24a_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/vhdl/crc24a_crc24a_Pipeline_VITIS_LOOP_32_2 
Execute       gen_rtl crc24a_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_32_2 
Execute       syn_report -csynth -model crc24a_Pipeline_VITIS_LOOP_32_2 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model crc24a_Pipeline_VITIS_LOOP_32_2 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute       syn_report -verbosereport -model crc24a_Pipeline_VITIS_LOOP_32_2 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.35 sec.
Execute       db_write -model crc24a_Pipeline_VITIS_LOOP_32_2 -f -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_32_2.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model crc24a_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info crc24a_Pipeline_VITIS_LOOP_32_2 -p /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crc24a_Pipeline_VITIS_LOOP_45_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model crc24a_Pipeline_VITIS_LOOP_45_4 -top_prefix crc24a_ -sub_prefix crc24a_ -mg_file /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_45_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_486_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'crc24a_Pipeline_VITIS_LOOP_45_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 386.891 MB.
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.rtl_wrap.cfg.tcl 
Execute       gen_rtl crc24a_Pipeline_VITIS_LOOP_45_4 -style xilinx -f -lang vhdl -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/vhdl/crc24a_crc24a_Pipeline_VITIS_LOOP_45_4 
Execute       gen_rtl crc24a_Pipeline_VITIS_LOOP_45_4 -style xilinx -f -lang vlog -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_45_4 
Execute       syn_report -csynth -model crc24a_Pipeline_VITIS_LOOP_45_4 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_Pipeline_VITIS_LOOP_45_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model crc24a_Pipeline_VITIS_LOOP_45_4 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_Pipeline_VITIS_LOOP_45_4_csynth.xml 
Execute       syn_report -verbosereport -model crc24a_Pipeline_VITIS_LOOP_45_4 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_45_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model crc24a_Pipeline_VITIS_LOOP_45_4 -f -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_45_4.adb 
Execute       db_write -model crc24a_Pipeline_VITIS_LOOP_45_4 -bindview -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info crc24a_Pipeline_VITIS_LOOP_45_4 -p /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_45_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crc24a_Pipeline_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model crc24a_Pipeline_VITIS_LOOP_49_5 -top_prefix crc24a_ -sub_prefix crc24a_ -mg_file /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_49_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crc24a_Pipeline_VITIS_LOOP_49_5' pipeline 'VITIS_LOOP_49_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_245_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_486_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'crc24a_Pipeline_VITIS_LOOP_49_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 386.891 MB.
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.rtl_wrap.cfg.tcl 
Execute       gen_rtl crc24a_Pipeline_VITIS_LOOP_49_5 -style xilinx -f -lang vhdl -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/vhdl/crc24a_crc24a_Pipeline_VITIS_LOOP_49_5 
Execute       gen_rtl crc24a_Pipeline_VITIS_LOOP_49_5 -style xilinx -f -lang vlog -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_49_5 
Execute       syn_report -csynth -model crc24a_Pipeline_VITIS_LOOP_49_5 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_Pipeline_VITIS_LOOP_49_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model crc24a_Pipeline_VITIS_LOOP_49_5 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_Pipeline_VITIS_LOOP_49_5_csynth.xml 
Execute       syn_report -verbosereport -model crc24a_Pipeline_VITIS_LOOP_49_5 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_49_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model crc24a_Pipeline_VITIS_LOOP_49_5 -f -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_49_5.adb 
Execute       db_write -model crc24a_Pipeline_VITIS_LOOP_49_5 -bindview -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info crc24a_Pipeline_VITIS_LOOP_49_5 -p /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_49_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crc24a_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model crc24a_Pipeline_VITIS_LOOP_60_6 -top_prefix crc24a_ -sub_prefix crc24a_ -mg_file /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_60_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crc24a_Pipeline_VITIS_LOOP_60_6' pipeline 'VITIS_LOOP_60_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crc24a_Pipeline_VITIS_LOOP_60_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 386.891 MB.
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.rtl_wrap.cfg.tcl 
Execute       gen_rtl crc24a_Pipeline_VITIS_LOOP_60_6 -style xilinx -f -lang vhdl -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/vhdl/crc24a_crc24a_Pipeline_VITIS_LOOP_60_6 
Execute       gen_rtl crc24a_Pipeline_VITIS_LOOP_60_6 -style xilinx -f -lang vlog -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_60_6 
Execute       syn_report -csynth -model crc24a_Pipeline_VITIS_LOOP_60_6 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_Pipeline_VITIS_LOOP_60_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model crc24a_Pipeline_VITIS_LOOP_60_6 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_Pipeline_VITIS_LOOP_60_6_csynth.xml 
Execute       syn_report -verbosereport -model crc24a_Pipeline_VITIS_LOOP_60_6 -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_60_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model crc24a_Pipeline_VITIS_LOOP_60_6 -f -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_60_6.adb 
Execute       db_write -model crc24a_Pipeline_VITIS_LOOP_60_6 -bindview -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info crc24a_Pipeline_VITIS_LOOP_60_6 -p /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_60_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crc24a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model crc24a -top_prefix  -sub_prefix crc24a_ -mg_file /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'crc24a/a' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'crc24a/c' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'crc24a/last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'crc24a' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crc24a'.
INFO: [RTMG 210-278] Implementing memory 'crc24a_p_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 386.891 MB.
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.rtl_wrap.cfg.tcl 
Execute       gen_rtl crc24a -istop -style xilinx -f -lang vhdl -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/vhdl/crc24a 
Execute       gen_rtl crc24a -istop -style xilinx -f -lang vlog -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/verilog/crc24a 
Execute       syn_report -csynth -model crc24a -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model crc24a -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/crc24a_csynth.xml 
Execute       syn_report -verbosereport -model crc24a -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.18 sec.
Execute       db_write -model crc24a -f -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.adb 
Execute       db_write -model crc24a -bindview -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info crc24a -p /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a 
Execute       export_constraint_db -f -tool general -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.constraint.tcl 
Execute       syn_report -designview -model crc24a -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.design.xml 
Command       syn_report done; 0.15 sec.
Execute       syn_report -csynthDesign -model crc24a -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model crc24a -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model crc24a -o /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.protoinst 
Execute       sc_get_clocks crc24a 
Execute       sc_get_portdomain crc24a 
INFO-FLOW: Model list for RTL component generation: crc24a_Pipeline_VITIS_LOOP_25_1 crc24a_Pipeline_VITIS_LOOP_32_2 crc24a_Pipeline_VITIS_LOOP_45_4 crc24a_Pipeline_VITIS_LOOP_49_5 crc24a_Pipeline_VITIS_LOOP_60_6 crc24a
INFO-FLOW: Handling components in module [crc24a_Pipeline_VITIS_LOOP_25_1] ... 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_25_1.compgen.tcl 
INFO-FLOW: Found component crc24a_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model crc24a_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [crc24a_Pipeline_VITIS_LOOP_32_2] ... 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component crc24a_mux_245_1_1_1.
INFO-FLOW: Append model crc24a_mux_245_1_1_1
INFO-FLOW: Found component crc24a_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model crc24a_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [crc24a_Pipeline_VITIS_LOOP_45_4] ... 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_45_4.compgen.tcl 
INFO-FLOW: Found component crc24a_mux_486_1_1_1.
INFO-FLOW: Append model crc24a_mux_486_1_1_1
INFO-FLOW: Found component crc24a_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model crc24a_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [crc24a_Pipeline_VITIS_LOOP_49_5] ... 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_49_5.compgen.tcl 
INFO-FLOW: Found component crc24a_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model crc24a_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [crc24a_Pipeline_VITIS_LOOP_60_6] ... 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_60_6.compgen.tcl 
INFO-FLOW: Found component crc24a_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model crc24a_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [crc24a] ... 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.compgen.tcl 
INFO-FLOW: Found component crc24a_p_RAM_AUTO_1R1W.
INFO-FLOW: Append model crc24a_p_RAM_AUTO_1R1W
INFO-FLOW: Found component crc24a_regslice_both.
INFO-FLOW: Append model crc24a_regslice_both
INFO-FLOW: Found component crc24a_regslice_both.
INFO-FLOW: Append model crc24a_regslice_both
INFO-FLOW: Found component crc24a_regslice_both.
INFO-FLOW: Append model crc24a_regslice_both
INFO-FLOW: Append model crc24a_Pipeline_VITIS_LOOP_25_1
INFO-FLOW: Append model crc24a_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model crc24a_Pipeline_VITIS_LOOP_45_4
INFO-FLOW: Append model crc24a_Pipeline_VITIS_LOOP_49_5
INFO-FLOW: Append model crc24a_Pipeline_VITIS_LOOP_60_6
INFO-FLOW: Append model crc24a
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: crc24a_flow_control_loop_pipe_sequential_init crc24a_mux_245_1_1_1 crc24a_flow_control_loop_pipe_sequential_init crc24a_mux_486_1_1_1 crc24a_flow_control_loop_pipe_sequential_init crc24a_flow_control_loop_pipe_sequential_init crc24a_flow_control_loop_pipe_sequential_init crc24a_p_RAM_AUTO_1R1W crc24a_regslice_both crc24a_regslice_both crc24a_regslice_both crc24a_Pipeline_VITIS_LOOP_25_1 crc24a_Pipeline_VITIS_LOOP_32_2 crc24a_Pipeline_VITIS_LOOP_45_4 crc24a_Pipeline_VITIS_LOOP_49_5 crc24a_Pipeline_VITIS_LOOP_60_6 crc24a
INFO-FLOW: Generating /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model crc24a_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model crc24a_mux_245_1_1_1
INFO-FLOW: To file: write model crc24a_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model crc24a_mux_486_1_1_1
INFO-FLOW: To file: write model crc24a_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model crc24a_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model crc24a_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model crc24a_p_RAM_AUTO_1R1W
INFO-FLOW: To file: write model crc24a_regslice_both
INFO-FLOW: To file: write model crc24a_regslice_both
INFO-FLOW: To file: write model crc24a_regslice_both
INFO-FLOW: To file: write model crc24a_Pipeline_VITIS_LOOP_25_1
INFO-FLOW: To file: write model crc24a_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model crc24a_Pipeline_VITIS_LOOP_45_4
INFO-FLOW: To file: write model crc24a_Pipeline_VITIS_LOOP_49_5
INFO-FLOW: To file: write model crc24a_Pipeline_VITIS_LOOP_60_6
INFO-FLOW: To file: write model crc24a
INFO-FLOW: Generating /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/vhdl' dstVlogDir='/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/vlog' tclDir='/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db' modelList='crc24a_flow_control_loop_pipe_sequential_init
crc24a_mux_245_1_1_1
crc24a_flow_control_loop_pipe_sequential_init
crc24a_mux_486_1_1_1
crc24a_flow_control_loop_pipe_sequential_init
crc24a_flow_control_loop_pipe_sequential_init
crc24a_flow_control_loop_pipe_sequential_init
crc24a_p_RAM_AUTO_1R1W
crc24a_regslice_both
crc24a_regslice_both
crc24a_regslice_both
crc24a_Pipeline_VITIS_LOOP_25_1
crc24a_Pipeline_VITIS_LOOP_32_2
crc24a_Pipeline_VITIS_LOOP_45_4
crc24a_Pipeline_VITIS_LOOP_49_5
crc24a_Pipeline_VITIS_LOOP_60_6
crc24a
' expOnly='0'
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_25_1.compgen.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_45_4.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_49_5.compgen.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_60_6.compgen.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 386.891 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='crc24a_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='crc24a_flow_control_loop_pipe_sequential_init
crc24a_mux_245_1_1_1
crc24a_flow_control_loop_pipe_sequential_init
crc24a_mux_486_1_1_1
crc24a_flow_control_loop_pipe_sequential_init
crc24a_flow_control_loop_pipe_sequential_init
crc24a_flow_control_loop_pipe_sequential_init
crc24a_p_RAM_AUTO_1R1W
crc24a_regslice_both
crc24a_regslice_both
crc24a_regslice_both
crc24a_Pipeline_VITIS_LOOP_25_1
crc24a_Pipeline_VITIS_LOOP_32_2
crc24a_Pipeline_VITIS_LOOP_45_4
crc24a_Pipeline_VITIS_LOOP_49_5
crc24a_Pipeline_VITIS_LOOP_60_6
crc24a
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/top-io-be.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.tbgen.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.rtl_wrap.cfg.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.compgen.dataonly.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_25_1.tbgen.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_45_4.tbgen.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_49_5.tbgen.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a_Pipeline_VITIS_LOOP_60_6.tbgen.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.tbgen.tcl 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/crc24a.constraint.tcl 
Execute       sc_get_clocks crc24a 
Execute       source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST crc24a MODULE2INSTS {crc24a crc24a crc24a_Pipeline_VITIS_LOOP_25_1 grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436 crc24a_Pipeline_VITIS_LOOP_32_2 grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490 crc24a_Pipeline_VITIS_LOOP_45_4 grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590 crc24a_Pipeline_VITIS_LOOP_49_5 grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644 crc24a_Pipeline_VITIS_LOOP_60_6 grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699} INST2MODULE {crc24a crc24a grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436 crc24a_Pipeline_VITIS_LOOP_25_1 grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490 crc24a_Pipeline_VITIS_LOOP_32_2 grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590 crc24a_Pipeline_VITIS_LOOP_45_4 grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644 crc24a_Pipeline_VITIS_LOOP_49_5 grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699 crc24a_Pipeline_VITIS_LOOP_60_6} INSTDATA {crc24a {DEPTH 1 CHILDREN {grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436 grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490 grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590 grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644 grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699}} grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436 {DEPTH 2 CHILDREN {}} grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490 {DEPTH 2 CHILDREN {}} grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590 {DEPTH 2 CHILDREN {}} grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644 {DEPTH 2 CHILDREN {}} grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699 {DEPTH 2 CHILDREN {}}} MODULEDATA {crc24a_Pipeline_VITIS_LOOP_25_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_774_p2 SOURCE ../codes/crc.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} crc24a_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_1747_p2 SOURCE ../codes/crc.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} crc24a_Pipeline_VITIS_LOOP_45_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_473_p2 SOURCE ../codes/crc.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_45_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} crc24a_Pipeline_VITIS_LOOP_49_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_465_p2 SOURCE ../codes/crc.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_3_fu_535_p49 SOURCE ../codes/crc.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_49_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} crc24a_Pipeline_VITIS_LOOP_60_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_90_p2 SOURCE ../codes/crc.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} crc24a {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_U SOURCE ../codes/crc.cpp:21 VARIABLE p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 386.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for crc24a.
INFO: [VLOG 209-307] Generating Verilog RTL for crc24a.
Execute       syn_report -model crc24a -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.31 MHz
Command     autosyn done; 6.87 sec.
Command   csynth_design done; 17.17 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.84 seconds. CPU system time: 1.14 seconds. Elapsed time: 17.17 seconds; current allocated memory: 172.598 MB.
Command ap_source done; 30.3 sec.
Execute cleanup_all 
