Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jul 29 21:26:17 2024
| Host         : DESKTOP-RHBHIDR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSP48A1_timing_summary_routed.rpt -pb DSP48A1_timing_summary_routed.pb -rpx DSP48A1_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP48A1
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.813        0.000                      0                  106        0.266        0.000                      0                  106        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.813        0.000                      0                  106        0.266        0.000                      0                  106        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 OPMODEREG_pipeline/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO_pipeline/in_r_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 2.292ns (37.904%)  route 3.755ns (62.096%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.361     4.406    OPMODEREG_pipeline/clk
    SLICE_X8Y144         FDRE                                         r  OPMODEREG_pipeline/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.393     4.799 r  OPMODEREG_pipeline/in_r_reg[3]/Q
                         net (fo=48, routed)          2.218     7.017    OPMODEREG_pipeline/in_r_reg_n_0_[3]
    SLICE_X1Y128         LUT5 (Prop_lut5_I3_O)        0.097     7.114 r  OPMODEREG_pipeline/in_r[3]_i_9/O
                         net (fo=2, routed)           0.584     7.698    OPMODEREG_pipeline/in_r[3]_i_9_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I0_O)        0.100     7.798 r  OPMODEREG_pipeline/in_r[3]_i_2/O
                         net (fo=2, routed)           0.603     8.401    OPMODEREG_pipeline/in_r[3]_i_2_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I4_O)        0.239     8.640 r  OPMODEREG_pipeline/in_r[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.640    OPMODEREG_pipeline/in_r[3]_i_5__0_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.924 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    OPMODEREG_pipeline/in_r_reg[3]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.016 r  OPMODEREG_pipeline/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    OPMODEREG_pipeline/in_r_reg[7]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.108 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    OPMODEREG_pipeline/in_r_reg[11]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.200 r  OPMODEREG_pipeline/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    OPMODEREG_pipeline/in_r_reg[15]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.292 r  OPMODEREG_pipeline/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODEREG_pipeline/in_r_reg[19]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.384 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    OPMODEREG_pipeline/in_r_reg[23]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.476 r  OPMODEREG_pipeline/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    OPMODEREG_pipeline/in_r_reg[27]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.568 r  OPMODEREG_pipeline/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    OPMODEREG_pipeline/in_r_reg[31]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.660 r  OPMODEREG_pipeline/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    OPMODEREG_pipeline/in_r_reg[35]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.752 r  OPMODEREG_pipeline/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    OPMODEREG_pipeline/in_r_reg[39]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.844 r  OPMODEREG_pipeline/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    OPMODEREG_pipeline/in_r_reg[43]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.936 r  OPMODEREG_pipeline/in_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.936    OPMODEREG_pipeline/in_r_reg[47]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.167    10.103 r  OPMODEREG_pipeline/in_r_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.350    10.453    CYO_pipeline/adder20[0]
    SLICE_X6Y140         FDRE                                         r  CYO_pipeline/in_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.318    14.207    CYO_pipeline/CLK
    SLICE_X6Y140         FDRE                                         r  CYO_pipeline/in_r_reg[0]_lopt_replica/C
                         clock pessimism              0.215    14.423    
                         clock uncertainty           -0.035    14.387    
    SLICE_X6Y140         FDRE (Setup_fdre_C_D)       -0.122    14.265    CYO_pipeline/in_r_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 OPMODEREG_pipeline/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO_pipeline/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.292ns (40.232%)  route 3.405ns (59.768%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.361     4.406    OPMODEREG_pipeline/clk
    SLICE_X8Y144         FDRE                                         r  OPMODEREG_pipeline/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.393     4.799 r  OPMODEREG_pipeline/in_r_reg[3]/Q
                         net (fo=48, routed)          2.218     7.017    OPMODEREG_pipeline/in_r_reg_n_0_[3]
    SLICE_X1Y128         LUT5 (Prop_lut5_I3_O)        0.097     7.114 r  OPMODEREG_pipeline/in_r[3]_i_9/O
                         net (fo=2, routed)           0.584     7.698    OPMODEREG_pipeline/in_r[3]_i_9_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I0_O)        0.100     7.798 r  OPMODEREG_pipeline/in_r[3]_i_2/O
                         net (fo=2, routed)           0.603     8.401    OPMODEREG_pipeline/in_r[3]_i_2_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I4_O)        0.239     8.640 r  OPMODEREG_pipeline/in_r[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.640    OPMODEREG_pipeline/in_r[3]_i_5__0_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.924 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    OPMODEREG_pipeline/in_r_reg[3]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.016 r  OPMODEREG_pipeline/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    OPMODEREG_pipeline/in_r_reg[7]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.108 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    OPMODEREG_pipeline/in_r_reg[11]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.200 r  OPMODEREG_pipeline/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    OPMODEREG_pipeline/in_r_reg[15]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.292 r  OPMODEREG_pipeline/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODEREG_pipeline/in_r_reg[19]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.384 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    OPMODEREG_pipeline/in_r_reg[23]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.476 r  OPMODEREG_pipeline/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    OPMODEREG_pipeline/in_r_reg[27]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.568 r  OPMODEREG_pipeline/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    OPMODEREG_pipeline/in_r_reg[31]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.660 r  OPMODEREG_pipeline/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    OPMODEREG_pipeline/in_r_reg[35]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.752 r  OPMODEREG_pipeline/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    OPMODEREG_pipeline/in_r_reg[39]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.844 r  OPMODEREG_pipeline/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    OPMODEREG_pipeline/in_r_reg[43]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.936 r  OPMODEREG_pipeline/in_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.936    OPMODEREG_pipeline/in_r_reg[47]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.167    10.103 r  OPMODEREG_pipeline/in_r_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.000    10.103    CYO_pipeline/adder20[0]
    SLICE_X2Y140         FDRE                                         r  CYO_pipeline/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.319    14.208    CYO_pipeline/CLK
    SLICE_X2Y140         FDRE                                         r  CYO_pipeline/in_r_reg[0]/C
                         clock pessimism              0.215    14.424    
                         clock uncertainty           -0.035    14.388    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.087    14.475    CYO_pipeline/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 OPMODEREG_pipeline/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.270ns (40.000%)  route 3.405ns (60.000%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.361     4.406    OPMODEREG_pipeline/clk
    SLICE_X8Y144         FDRE                                         r  OPMODEREG_pipeline/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.393     4.799 r  OPMODEREG_pipeline/in_r_reg[3]/Q
                         net (fo=48, routed)          2.218     7.017    OPMODEREG_pipeline/in_r_reg_n_0_[3]
    SLICE_X1Y128         LUT5 (Prop_lut5_I3_O)        0.097     7.114 r  OPMODEREG_pipeline/in_r[3]_i_9/O
                         net (fo=2, routed)           0.584     7.698    OPMODEREG_pipeline/in_r[3]_i_9_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I0_O)        0.100     7.798 r  OPMODEREG_pipeline/in_r[3]_i_2/O
                         net (fo=2, routed)           0.603     8.401    OPMODEREG_pipeline/in_r[3]_i_2_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I4_O)        0.239     8.640 r  OPMODEREG_pipeline/in_r[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.640    OPMODEREG_pipeline/in_r[3]_i_5__0_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.924 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    OPMODEREG_pipeline/in_r_reg[3]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.016 r  OPMODEREG_pipeline/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    OPMODEREG_pipeline/in_r_reg[7]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.108 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    OPMODEREG_pipeline/in_r_reg[11]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.200 r  OPMODEREG_pipeline/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    OPMODEREG_pipeline/in_r_reg[15]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.292 r  OPMODEREG_pipeline/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODEREG_pipeline/in_r_reg[19]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.384 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    OPMODEREG_pipeline/in_r_reg[23]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.476 r  OPMODEREG_pipeline/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    OPMODEREG_pipeline/in_r_reg[27]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.568 r  OPMODEREG_pipeline/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    OPMODEREG_pipeline/in_r_reg[31]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.660 r  OPMODEREG_pipeline/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    OPMODEREG_pipeline/in_r_reg[35]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.752 r  OPMODEREG_pipeline/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    OPMODEREG_pipeline/in_r_reg[39]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.844 r  OPMODEREG_pipeline/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    OPMODEREG_pipeline/in_r_reg[43]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    10.081 r  OPMODEREG_pipeline/in_r_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.081    PREG_pipeline/D[47]
    SLICE_X2Y139         FDRE                                         r  PREG_pipeline/in_r_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.318    14.207    PREG_pipeline/clk
    SLICE_X2Y139         FDRE                                         r  PREG_pipeline/in_r_reg[47]/C
                         clock pessimism              0.215    14.423    
                         clock uncertainty           -0.035    14.387    
    SLICE_X2Y139         FDRE (Setup_fdre_C_D)        0.094    14.481    PREG_pipeline/in_r_reg[47]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 OPMODEREG_pipeline/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 2.256ns (39.852%)  route 3.405ns (60.148%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.361     4.406    OPMODEREG_pipeline/clk
    SLICE_X8Y144         FDRE                                         r  OPMODEREG_pipeline/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.393     4.799 r  OPMODEREG_pipeline/in_r_reg[3]/Q
                         net (fo=48, routed)          2.218     7.017    OPMODEREG_pipeline/in_r_reg_n_0_[3]
    SLICE_X1Y128         LUT5 (Prop_lut5_I3_O)        0.097     7.114 r  OPMODEREG_pipeline/in_r[3]_i_9/O
                         net (fo=2, routed)           0.584     7.698    OPMODEREG_pipeline/in_r[3]_i_9_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I0_O)        0.100     7.798 r  OPMODEREG_pipeline/in_r[3]_i_2/O
                         net (fo=2, routed)           0.603     8.401    OPMODEREG_pipeline/in_r[3]_i_2_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I4_O)        0.239     8.640 r  OPMODEREG_pipeline/in_r[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.640    OPMODEREG_pipeline/in_r[3]_i_5__0_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.924 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    OPMODEREG_pipeline/in_r_reg[3]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.016 r  OPMODEREG_pipeline/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    OPMODEREG_pipeline/in_r_reg[7]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.108 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    OPMODEREG_pipeline/in_r_reg[11]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.200 r  OPMODEREG_pipeline/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    OPMODEREG_pipeline/in_r_reg[15]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.292 r  OPMODEREG_pipeline/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODEREG_pipeline/in_r_reg[19]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.384 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    OPMODEREG_pipeline/in_r_reg[23]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.476 r  OPMODEREG_pipeline/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    OPMODEREG_pipeline/in_r_reg[27]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.568 r  OPMODEREG_pipeline/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    OPMODEREG_pipeline/in_r_reg[31]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.660 r  OPMODEREG_pipeline/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    OPMODEREG_pipeline/in_r_reg[35]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.752 r  OPMODEREG_pipeline/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    OPMODEREG_pipeline/in_r_reg[39]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.844 r  OPMODEREG_pipeline/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    OPMODEREG_pipeline/in_r_reg[43]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.067 r  OPMODEREG_pipeline/in_r_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.067    PREG_pipeline/D[45]
    SLICE_X2Y139         FDRE                                         r  PREG_pipeline/in_r_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.318    14.207    PREG_pipeline/clk
    SLICE_X2Y139         FDRE                                         r  PREG_pipeline/in_r_reg[45]/C
                         clock pessimism              0.215    14.423    
                         clock uncertainty           -0.035    14.387    
    SLICE_X2Y139         FDRE (Setup_fdre_C_D)        0.094    14.481    PREG_pipeline/in_r_reg[45]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 OPMODEREG_pipeline/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.213ns (39.391%)  route 3.405ns (60.609%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.361     4.406    OPMODEREG_pipeline/clk
    SLICE_X8Y144         FDRE                                         r  OPMODEREG_pipeline/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.393     4.799 r  OPMODEREG_pipeline/in_r_reg[3]/Q
                         net (fo=48, routed)          2.218     7.017    OPMODEREG_pipeline/in_r_reg_n_0_[3]
    SLICE_X1Y128         LUT5 (Prop_lut5_I3_O)        0.097     7.114 r  OPMODEREG_pipeline/in_r[3]_i_9/O
                         net (fo=2, routed)           0.584     7.698    OPMODEREG_pipeline/in_r[3]_i_9_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I0_O)        0.100     7.798 r  OPMODEREG_pipeline/in_r[3]_i_2/O
                         net (fo=2, routed)           0.603     8.401    OPMODEREG_pipeline/in_r[3]_i_2_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I4_O)        0.239     8.640 r  OPMODEREG_pipeline/in_r[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.640    OPMODEREG_pipeline/in_r[3]_i_5__0_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.924 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    OPMODEREG_pipeline/in_r_reg[3]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.016 r  OPMODEREG_pipeline/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    OPMODEREG_pipeline/in_r_reg[7]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.108 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    OPMODEREG_pipeline/in_r_reg[11]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.200 r  OPMODEREG_pipeline/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    OPMODEREG_pipeline/in_r_reg[15]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.292 r  OPMODEREG_pipeline/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODEREG_pipeline/in_r_reg[19]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.384 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    OPMODEREG_pipeline/in_r_reg[23]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.476 r  OPMODEREG_pipeline/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    OPMODEREG_pipeline/in_r_reg[27]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.568 r  OPMODEREG_pipeline/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    OPMODEREG_pipeline/in_r_reg[31]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.660 r  OPMODEREG_pipeline/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    OPMODEREG_pipeline/in_r_reg[35]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.752 r  OPMODEREG_pipeline/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    OPMODEREG_pipeline/in_r_reg[39]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.844 r  OPMODEREG_pipeline/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    OPMODEREG_pipeline/in_r_reg[43]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.024 r  OPMODEREG_pipeline/in_r_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.024    PREG_pipeline/D[46]
    SLICE_X2Y139         FDRE                                         r  PREG_pipeline/in_r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.318    14.207    PREG_pipeline/clk
    SLICE_X2Y139         FDRE                                         r  PREG_pipeline/in_r_reg[46]/C
                         clock pessimism              0.215    14.423    
                         clock uncertainty           -0.035    14.387    
    SLICE_X2Y139         FDRE (Setup_fdre_C_D)        0.094    14.481    PREG_pipeline/in_r_reg[46]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 OPMODEREG_pipeline/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.190ns (39.142%)  route 3.405ns (60.858%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.361     4.406    OPMODEREG_pipeline/clk
    SLICE_X8Y144         FDRE                                         r  OPMODEREG_pipeline/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.393     4.799 r  OPMODEREG_pipeline/in_r_reg[3]/Q
                         net (fo=48, routed)          2.218     7.017    OPMODEREG_pipeline/in_r_reg_n_0_[3]
    SLICE_X1Y128         LUT5 (Prop_lut5_I3_O)        0.097     7.114 r  OPMODEREG_pipeline/in_r[3]_i_9/O
                         net (fo=2, routed)           0.584     7.698    OPMODEREG_pipeline/in_r[3]_i_9_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I0_O)        0.100     7.798 r  OPMODEREG_pipeline/in_r[3]_i_2/O
                         net (fo=2, routed)           0.603     8.401    OPMODEREG_pipeline/in_r[3]_i_2_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I4_O)        0.239     8.640 r  OPMODEREG_pipeline/in_r[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.640    OPMODEREG_pipeline/in_r[3]_i_5__0_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.924 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    OPMODEREG_pipeline/in_r_reg[3]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.016 r  OPMODEREG_pipeline/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    OPMODEREG_pipeline/in_r_reg[7]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.108 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    OPMODEREG_pipeline/in_r_reg[11]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.200 r  OPMODEREG_pipeline/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    OPMODEREG_pipeline/in_r_reg[15]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.292 r  OPMODEREG_pipeline/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODEREG_pipeline/in_r_reg[19]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.384 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    OPMODEREG_pipeline/in_r_reg[23]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.476 r  OPMODEREG_pipeline/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    OPMODEREG_pipeline/in_r_reg[27]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.568 r  OPMODEREG_pipeline/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    OPMODEREG_pipeline/in_r_reg[31]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.660 r  OPMODEREG_pipeline/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    OPMODEREG_pipeline/in_r_reg[35]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.752 r  OPMODEREG_pipeline/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    OPMODEREG_pipeline/in_r_reg[39]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.844 r  OPMODEREG_pipeline/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    OPMODEREG_pipeline/in_r_reg[43]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    10.001 r  OPMODEREG_pipeline/in_r_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.001    PREG_pipeline/D[44]
    SLICE_X2Y139         FDRE                                         r  PREG_pipeline/in_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.318    14.207    PREG_pipeline/clk
    SLICE_X2Y139         FDRE                                         r  PREG_pipeline/in_r_reg[44]/C
                         clock pessimism              0.215    14.423    
                         clock uncertainty           -0.035    14.387    
    SLICE_X2Y139         FDRE (Setup_fdre_C_D)        0.094    14.481    PREG_pipeline/in_r_reg[44]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 OPMODEREG_pipeline/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 2.178ns (39.011%)  route 3.405ns (60.989%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.361     4.406    OPMODEREG_pipeline/clk
    SLICE_X8Y144         FDRE                                         r  OPMODEREG_pipeline/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.393     4.799 r  OPMODEREG_pipeline/in_r_reg[3]/Q
                         net (fo=48, routed)          2.218     7.017    OPMODEREG_pipeline/in_r_reg_n_0_[3]
    SLICE_X1Y128         LUT5 (Prop_lut5_I3_O)        0.097     7.114 r  OPMODEREG_pipeline/in_r[3]_i_9/O
                         net (fo=2, routed)           0.584     7.698    OPMODEREG_pipeline/in_r[3]_i_9_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I0_O)        0.100     7.798 r  OPMODEREG_pipeline/in_r[3]_i_2/O
                         net (fo=2, routed)           0.603     8.401    OPMODEREG_pipeline/in_r[3]_i_2_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I4_O)        0.239     8.640 r  OPMODEREG_pipeline/in_r[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.640    OPMODEREG_pipeline/in_r[3]_i_5__0_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.924 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    OPMODEREG_pipeline/in_r_reg[3]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.016 r  OPMODEREG_pipeline/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    OPMODEREG_pipeline/in_r_reg[7]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.108 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    OPMODEREG_pipeline/in_r_reg[11]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.200 r  OPMODEREG_pipeline/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    OPMODEREG_pipeline/in_r_reg[15]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.292 r  OPMODEREG_pipeline/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODEREG_pipeline/in_r_reg[19]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.384 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    OPMODEREG_pipeline/in_r_reg[23]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.476 r  OPMODEREG_pipeline/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    OPMODEREG_pipeline/in_r_reg[27]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.568 r  OPMODEREG_pipeline/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    OPMODEREG_pipeline/in_r_reg[31]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.660 r  OPMODEREG_pipeline/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    OPMODEREG_pipeline/in_r_reg[35]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.752 r  OPMODEREG_pipeline/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    OPMODEREG_pipeline/in_r_reg[39]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.989 r  OPMODEREG_pipeline/in_r_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.989    PREG_pipeline/D[43]
    SLICE_X2Y138         FDRE                                         r  PREG_pipeline/in_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.317    14.206    PREG_pipeline/clk
    SLICE_X2Y138         FDRE                                         r  PREG_pipeline/in_r_reg[43]/C
                         clock pessimism              0.215    14.422    
                         clock uncertainty           -0.035    14.386    
    SLICE_X2Y138         FDRE (Setup_fdre_C_D)        0.094    14.480    PREG_pipeline/in_r_reg[43]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 OPMODEREG_pipeline/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 2.164ns (38.858%)  route 3.405ns (61.142%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.361     4.406    OPMODEREG_pipeline/clk
    SLICE_X8Y144         FDRE                                         r  OPMODEREG_pipeline/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.393     4.799 r  OPMODEREG_pipeline/in_r_reg[3]/Q
                         net (fo=48, routed)          2.218     7.017    OPMODEREG_pipeline/in_r_reg_n_0_[3]
    SLICE_X1Y128         LUT5 (Prop_lut5_I3_O)        0.097     7.114 r  OPMODEREG_pipeline/in_r[3]_i_9/O
                         net (fo=2, routed)           0.584     7.698    OPMODEREG_pipeline/in_r[3]_i_9_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I0_O)        0.100     7.798 r  OPMODEREG_pipeline/in_r[3]_i_2/O
                         net (fo=2, routed)           0.603     8.401    OPMODEREG_pipeline/in_r[3]_i_2_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I4_O)        0.239     8.640 r  OPMODEREG_pipeline/in_r[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.640    OPMODEREG_pipeline/in_r[3]_i_5__0_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.924 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    OPMODEREG_pipeline/in_r_reg[3]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.016 r  OPMODEREG_pipeline/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    OPMODEREG_pipeline/in_r_reg[7]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.108 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    OPMODEREG_pipeline/in_r_reg[11]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.200 r  OPMODEREG_pipeline/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    OPMODEREG_pipeline/in_r_reg[15]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.292 r  OPMODEREG_pipeline/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODEREG_pipeline/in_r_reg[19]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.384 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    OPMODEREG_pipeline/in_r_reg[23]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.476 r  OPMODEREG_pipeline/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    OPMODEREG_pipeline/in_r_reg[27]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.568 r  OPMODEREG_pipeline/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    OPMODEREG_pipeline/in_r_reg[31]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.660 r  OPMODEREG_pipeline/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    OPMODEREG_pipeline/in_r_reg[35]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.752 r  OPMODEREG_pipeline/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    OPMODEREG_pipeline/in_r_reg[39]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.975 r  OPMODEREG_pipeline/in_r_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.975    PREG_pipeline/D[41]
    SLICE_X2Y138         FDRE                                         r  PREG_pipeline/in_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.317    14.206    PREG_pipeline/clk
    SLICE_X2Y138         FDRE                                         r  PREG_pipeline/in_r_reg[41]/C
                         clock pessimism              0.215    14.422    
                         clock uncertainty           -0.035    14.386    
    SLICE_X2Y138         FDRE (Setup_fdre_C_D)        0.094    14.480    PREG_pipeline/in_r_reg[41]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 OPMODEREG_pipeline/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.121ns (38.382%)  route 3.405ns (61.618%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.361     4.406    OPMODEREG_pipeline/clk
    SLICE_X8Y144         FDRE                                         r  OPMODEREG_pipeline/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.393     4.799 r  OPMODEREG_pipeline/in_r_reg[3]/Q
                         net (fo=48, routed)          2.218     7.017    OPMODEREG_pipeline/in_r_reg_n_0_[3]
    SLICE_X1Y128         LUT5 (Prop_lut5_I3_O)        0.097     7.114 r  OPMODEREG_pipeline/in_r[3]_i_9/O
                         net (fo=2, routed)           0.584     7.698    OPMODEREG_pipeline/in_r[3]_i_9_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I0_O)        0.100     7.798 r  OPMODEREG_pipeline/in_r[3]_i_2/O
                         net (fo=2, routed)           0.603     8.401    OPMODEREG_pipeline/in_r[3]_i_2_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I4_O)        0.239     8.640 r  OPMODEREG_pipeline/in_r[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.640    OPMODEREG_pipeline/in_r[3]_i_5__0_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.924 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    OPMODEREG_pipeline/in_r_reg[3]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.016 r  OPMODEREG_pipeline/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    OPMODEREG_pipeline/in_r_reg[7]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.108 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    OPMODEREG_pipeline/in_r_reg[11]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.200 r  OPMODEREG_pipeline/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    OPMODEREG_pipeline/in_r_reg[15]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.292 r  OPMODEREG_pipeline/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODEREG_pipeline/in_r_reg[19]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.384 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    OPMODEREG_pipeline/in_r_reg[23]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.476 r  OPMODEREG_pipeline/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    OPMODEREG_pipeline/in_r_reg[27]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.568 r  OPMODEREG_pipeline/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    OPMODEREG_pipeline/in_r_reg[31]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.660 r  OPMODEREG_pipeline/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    OPMODEREG_pipeline/in_r_reg[35]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.752 r  OPMODEREG_pipeline/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    OPMODEREG_pipeline/in_r_reg[39]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     9.932 r  OPMODEREG_pipeline/in_r_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.932    PREG_pipeline/D[42]
    SLICE_X2Y138         FDRE                                         r  PREG_pipeline/in_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.317    14.206    PREG_pipeline/clk
    SLICE_X2Y138         FDRE                                         r  PREG_pipeline/in_r_reg[42]/C
                         clock pessimism              0.215    14.422    
                         clock uncertainty           -0.035    14.386    
    SLICE_X2Y138         FDRE (Setup_fdre_C_D)        0.094    14.480    PREG_pipeline/in_r_reg[42]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 OPMODEREG_pipeline/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 2.098ns (38.125%)  route 3.405ns (61.875%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.361     4.406    OPMODEREG_pipeline/clk
    SLICE_X8Y144         FDRE                                         r  OPMODEREG_pipeline/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.393     4.799 r  OPMODEREG_pipeline/in_r_reg[3]/Q
                         net (fo=48, routed)          2.218     7.017    OPMODEREG_pipeline/in_r_reg_n_0_[3]
    SLICE_X1Y128         LUT5 (Prop_lut5_I3_O)        0.097     7.114 r  OPMODEREG_pipeline/in_r[3]_i_9/O
                         net (fo=2, routed)           0.584     7.698    OPMODEREG_pipeline/in_r[3]_i_9_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I0_O)        0.100     7.798 r  OPMODEREG_pipeline/in_r[3]_i_2/O
                         net (fo=2, routed)           0.603     8.401    OPMODEREG_pipeline/in_r[3]_i_2_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I4_O)        0.239     8.640 r  OPMODEREG_pipeline/in_r[3]_i_5__0/O
                         net (fo=1, routed)           0.000     8.640    OPMODEREG_pipeline/in_r[3]_i_5__0_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.924 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    OPMODEREG_pipeline/in_r_reg[3]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.016 r  OPMODEREG_pipeline/in_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    OPMODEREG_pipeline/in_r_reg[7]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.108 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.108    OPMODEREG_pipeline/in_r_reg[11]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.200 r  OPMODEREG_pipeline/in_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.200    OPMODEREG_pipeline/in_r_reg[15]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.292 r  OPMODEREG_pipeline/in_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODEREG_pipeline/in_r_reg[19]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.384 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    OPMODEREG_pipeline/in_r_reg[23]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.476 r  OPMODEREG_pipeline/in_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.476    OPMODEREG_pipeline/in_r_reg[27]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.568 r  OPMODEREG_pipeline/in_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    OPMODEREG_pipeline/in_r_reg[31]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.660 r  OPMODEREG_pipeline/in_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    OPMODEREG_pipeline/in_r_reg[35]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.752 r  OPMODEREG_pipeline/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    OPMODEREG_pipeline/in_r_reg[39]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.909 r  OPMODEREG_pipeline/in_r_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.909    PREG_pipeline/D[40]
    SLICE_X2Y138         FDRE                                         r  PREG_pipeline/in_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.317    14.206    PREG_pipeline/clk
    SLICE_X2Y138         FDRE                                         r  PREG_pipeline/in_r_reg[40]/C
                         clock pessimism              0.215    14.422    
                         clock uncertainty           -0.035    14.386    
    SLICE_X2Y138         FDRE (Setup_fdre_C_D)        0.094    14.480    PREG_pipeline/in_r_reg[40]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  4.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CYI_pipeline/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYI_pipeline/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.653     1.645    CYI_pipeline/CLK
    SLICE_X4Y140         FDRE                                         r  CYI_pipeline/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  CYI_pipeline/in_r_reg[0]/Q
                         net (fo=5, routed)           0.171     1.958    CYI_pipeline/in_r
    SLICE_X4Y140         LUT4 (Prop_lut4_I0_O)        0.045     2.003 r  CYI_pipeline/in_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.003    CYI_pipeline/in_r[0]_i_1__0_n_0
    SLICE_X4Y140         FDRE                                         r  CYI_pipeline/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.927     2.168    CYI_pipeline/CLK
    SLICE_X4Y140         FDRE                                         r  CYI_pipeline/in_r_reg[0]/C
                         clock pessimism             -0.523     1.645    
    SLICE_X4Y140         FDRE (Hold_fdre_C_D)         0.091     1.736    CYI_pipeline/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 CREG_pipeline/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.320ns (52.078%)  route 0.294ns (47.922%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.644     1.636    CREG_pipeline/CLK
    SLICE_X6Y128         FDRE                                         r  CREG_pipeline/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  CREG_pipeline/in_r_reg[1]/Q
                         net (fo=1, routed)           0.098     1.899    OPMODEREG_pipeline/in_r_reg[47][1]
    SLICE_X4Y128         LUT5 (Prop_lut5_I0_O)        0.045     1.944 r  OPMODEREG_pipeline/in_r[3]_i_11/O
                         net (fo=2, routed)           0.196     2.140    OPMODEREG_pipeline/in_r[3]_i_11_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.045     2.185 r  OPMODEREG_pipeline/in_r[3]_i_7/O
                         net (fo=1, routed)           0.000     2.185    OPMODEREG_pipeline/in_r[3]_i_7_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.251 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.251    PREG_pipeline/D[1]
    SLICE_X2Y128         FDRE                                         r  PREG_pipeline/in_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.917     2.158    PREG_pipeline/clk
    SLICE_X2Y128         FDRE                                         r  PREG_pipeline/in_r_reg[1]/C
                         clock pessimism             -0.483     1.675    
    SLICE_X2Y128         FDRE (Hold_fdre_C_D)         0.134     1.809    PREG_pipeline/in_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 PREG_pipeline/in_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.318ns (52.401%)  route 0.289ns (47.599%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.652     1.644    PREG_pipeline/clk
    SLICE_X2Y137         FDRE                                         r  PREG_pipeline/in_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.164     1.808 r  PREG_pipeline/in_r_reg[39]/Q
                         net (fo=5, routed)           0.152     1.960    OPMODEREG_pipeline/P[39]
    SLICE_X5Y137         LUT5 (Prop_lut5_I4_O)        0.045     2.005 r  OPMODEREG_pipeline/in_r[43]_i_16/O
                         net (fo=2, routed)           0.137     2.142    OPMODEREG_pipeline/in_r[43]_i_16_n_0
    SLICE_X2Y137         LUT5 (Prop_lut5_I0_O)        0.045     2.187 r  OPMODEREG_pipeline/in_r[39]_i_6/O
                         net (fo=1, routed)           0.000     2.187    OPMODEREG_pipeline/in_r[39]_i_6_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.251 r  OPMODEREG_pipeline/in_r_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.251    PREG_pipeline/D[39]
    SLICE_X2Y137         FDRE                                         r  PREG_pipeline/in_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.925     2.166    PREG_pipeline/clk
    SLICE_X2Y137         FDRE                                         r  PREG_pipeline/in_r_reg[39]/C
                         clock pessimism             -0.522     1.644    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.134     1.778    PREG_pipeline/in_r_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 PREG_pipeline/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.324ns (52.204%)  route 0.297ns (47.796%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.645     1.637    PREG_pipeline/clk
    SLICE_X2Y128         FDRE                                         r  PREG_pipeline/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  PREG_pipeline/in_r_reg[0]/Q
                         net (fo=5, routed)           0.153     1.954    OPMODEREG_pipeline/P[0]
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.045     1.999 r  OPMODEREG_pipeline/in_r[3]_i_13/O
                         net (fo=2, routed)           0.144     2.143    OPMODEREG_pipeline/in_r[3]_i_13_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.045     2.188 r  OPMODEREG_pipeline/in_r[3]_i_8/O
                         net (fo=1, routed)           0.000     2.188    OPMODEREG_pipeline/in_r[3]_i_8_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.258 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.258    PREG_pipeline/D[0]
    SLICE_X2Y128         FDRE                                         r  PREG_pipeline/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.917     2.158    PREG_pipeline/clk
    SLICE_X2Y128         FDRE                                         r  PREG_pipeline/in_r_reg[0]/C
                         clock pessimism             -0.521     1.637    
    SLICE_X2Y128         FDRE (Hold_fdre_C_D)         0.134     1.771    PREG_pipeline/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 PREG_pipeline/in_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.320ns (51.242%)  route 0.304ns (48.758%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.647     1.639    PREG_pipeline/clk
    SLICE_X2Y130         FDRE                                         r  PREG_pipeline/in_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164     1.803 r  PREG_pipeline/in_r_reg[9]/Q
                         net (fo=5, routed)           0.124     1.927    OPMODEREG_pipeline/P[9]
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.045     1.972 r  OPMODEREG_pipeline/in_r[11]_i_13/O
                         net (fo=2, routed)           0.180     2.153    OPMODEREG_pipeline/p_2_in__0[9]
    SLICE_X2Y130         LUT5 (Prop_lut5_I3_O)        0.045     2.198 r  OPMODEREG_pipeline/in_r[11]_i_8/O
                         net (fo=1, routed)           0.000     2.198    OPMODEREG_pipeline/in_r[11]_i_8_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.264 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.264    PREG_pipeline/D[9]
    SLICE_X2Y130         FDRE                                         r  PREG_pipeline/in_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.919     2.160    PREG_pipeline/clk
    SLICE_X2Y130         FDRE                                         r  PREG_pipeline/in_r_reg[9]/C
                         clock pessimism             -0.521     1.639    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.134     1.773    PREG_pipeline/in_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 PREG_pipeline/in_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.324ns (51.804%)  route 0.301ns (48.196%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.651     1.643    PREG_pipeline/clk
    SLICE_X2Y135         FDRE                                         r  PREG_pipeline/in_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  PREG_pipeline/in_r_reg[28]/Q
                         net (fo=5, routed)           0.157     1.965    OPMODEREG_pipeline/P[28]
    SLICE_X5Y135         LUT5 (Prop_lut5_I4_O)        0.045     2.010 r  OPMODEREG_pipeline/in_r[31]_i_14/O
                         net (fo=2, routed)           0.144     2.154    OPMODEREG_pipeline/in_r[31]_i_14_n_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I0_O)        0.045     2.199 r  OPMODEREG_pipeline/in_r[31]_i_9/O
                         net (fo=1, routed)           0.000     2.199    OPMODEREG_pipeline/in_r[31]_i_9_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.269 r  OPMODEREG_pipeline/in_r_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.269    PREG_pipeline/D[28]
    SLICE_X2Y135         FDRE                                         r  PREG_pipeline/in_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.924     2.165    PREG_pipeline/clk
    SLICE_X2Y135         FDRE                                         r  PREG_pipeline/in_r_reg[28]/C
                         clock pessimism             -0.522     1.643    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.134     1.777    PREG_pipeline/in_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 PREG_pipeline/in_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.318ns (50.209%)  route 0.315ns (49.791%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.650     1.642    PREG_pipeline/clk
    SLICE_X2Y133         FDRE                                         r  PREG_pipeline/in_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  PREG_pipeline/in_r_reg[23]/Q
                         net (fo=5, routed)           0.193     2.000    OPMODEREG_pipeline/P[23]
    SLICE_X1Y133         LUT5 (Prop_lut5_I4_O)        0.045     2.045 r  OPMODEREG_pipeline/in_r[27]_i_16/O
                         net (fo=2, routed)           0.122     2.167    OPMODEREG_pipeline/in_r[27]_i_16_n_0
    SLICE_X2Y133         LUT5 (Prop_lut5_I0_O)        0.045     2.212 r  OPMODEREG_pipeline/in_r[23]_i_6/O
                         net (fo=1, routed)           0.000     2.212    OPMODEREG_pipeline/in_r[23]_i_6_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.276 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.276    PREG_pipeline/D[23]
    SLICE_X2Y133         FDRE                                         r  PREG_pipeline/in_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.922     2.163    PREG_pipeline/clk
    SLICE_X2Y133         FDRE                                         r  PREG_pipeline/in_r_reg[23]/C
                         clock pessimism             -0.521     1.642    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.134     1.776    PREG_pipeline/in_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 PREG_pipeline/in_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.320ns (50.174%)  route 0.318ns (49.826%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.650     1.642    PREG_pipeline/clk
    SLICE_X2Y133         FDRE                                         r  PREG_pipeline/in_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  PREG_pipeline/in_r_reg[21]/Q
                         net (fo=5, routed)           0.137     1.944    OPMODEREG_pipeline/P[21]
    SLICE_X1Y133         LUT6 (Prop_lut6_I0_O)        0.045     1.989 r  OPMODEREG_pipeline/in_r[23]_i_13/O
                         net (fo=2, routed)           0.180     2.169    OPMODEREG_pipeline/p_2_in__0[21]
    SLICE_X2Y133         LUT5 (Prop_lut5_I3_O)        0.045     2.214 r  OPMODEREG_pipeline/in_r[23]_i_8/O
                         net (fo=1, routed)           0.000     2.214    OPMODEREG_pipeline/in_r[23]_i_8_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.280 r  OPMODEREG_pipeline/in_r_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.280    PREG_pipeline/D[21]
    SLICE_X2Y133         FDRE                                         r  PREG_pipeline/in_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.922     2.163    PREG_pipeline/clk
    SLICE_X2Y133         FDRE                                         r  PREG_pipeline/in_r_reg[21]/C
                         clock pessimism             -0.521     1.642    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.134     1.776    PREG_pipeline/in_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 CREG_pipeline/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.318ns (46.705%)  route 0.363ns (53.295%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.644     1.636    CREG_pipeline/CLK
    SLICE_X6Y128         FDRE                                         r  CREG_pipeline/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  CREG_pipeline/in_r_reg[3]/Q
                         net (fo=1, routed)           0.184     1.984    OPMODEREG_pipeline/in_r_reg[47][3]
    SLICE_X1Y128         LUT5 (Prop_lut5_I0_O)        0.045     2.029 r  OPMODEREG_pipeline/in_r[7]_i_16/O
                         net (fo=2, routed)           0.179     2.208    OPMODEREG_pipeline/in_r[7]_i_16_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.045     2.253 r  OPMODEREG_pipeline/in_r[3]_i_5__0/O
                         net (fo=1, routed)           0.000     2.253    OPMODEREG_pipeline/in_r[3]_i_5__0_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.317 r  OPMODEREG_pipeline/in_r_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.317    PREG_pipeline/D[3]
    SLICE_X2Y128         FDRE                                         r  PREG_pipeline/in_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.917     2.158    PREG_pipeline/clk
    SLICE_X2Y128         FDRE                                         r  PREG_pipeline/in_r_reg[3]/C
                         clock pessimism             -0.483     1.675    
    SLICE_X2Y128         FDRE (Hold_fdre_C_D)         0.134     1.809    PREG_pipeline/in_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 PREG_pipeline/in_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PREG_pipeline/in_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.324ns (50.419%)  route 0.319ns (49.581%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.647     1.639    PREG_pipeline/clk
    SLICE_X2Y130         FDRE                                         r  PREG_pipeline/in_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164     1.803 r  PREG_pipeline/in_r_reg[8]/Q
                         net (fo=5, routed)           0.138     1.942    OPMODEREG_pipeline/P[8]
    SLICE_X1Y130         LUT5 (Prop_lut5_I4_O)        0.045     1.987 r  OPMODEREG_pipeline/in_r[11]_i_14/O
                         net (fo=2, routed)           0.180     2.167    OPMODEREG_pipeline/in_r[11]_i_14_n_0
    SLICE_X2Y130         LUT5 (Prop_lut5_I0_O)        0.045     2.212 r  OPMODEREG_pipeline/in_r[11]_i_9/O
                         net (fo=1, routed)           0.000     2.212    OPMODEREG_pipeline/in_r[11]_i_9_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.282 r  OPMODEREG_pipeline/in_r_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.282    PREG_pipeline/D[8]
    SLICE_X2Y130         FDRE                                         r  PREG_pipeline/in_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.919     2.160    PREG_pipeline/clk
    SLICE_X2Y130         FDRE                                         r  PREG_pipeline/in_r_reg[8]/C
                         clock pessimism             -0.521     1.639    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.134     1.773    PREG_pipeline/in_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X0Y52    multiplier/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y132  A1REG_pipeline/in_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y135  A1REG_pipeline/in_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y135  A1REG_pipeline/in_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y135  A1REG_pipeline/in_r_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y135  A1REG_pipeline/in_r_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y136  A1REG_pipeline/in_r_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y136  A1REG_pipeline/in_r_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y136  A1REG_pipeline/in_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y133   PREG_pipeline/in_r_reg[20]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y133   PREG_pipeline/in_r_reg[21]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y133   PREG_pipeline/in_r_reg[22]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y133   PREG_pipeline/in_r_reg[23]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y134   PREG_pipeline/in_r_reg[24]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y134   PREG_pipeline/in_r_reg[25]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y134   PREG_pipeline/in_r_reg[26]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y134   PREG_pipeline/in_r_reg[27]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y133  A1REG_pipeline/in_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y133  A1REG_pipeline/in_r_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y135  A1REG_pipeline/in_r_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y135  A1REG_pipeline/in_r_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y135  A1REG_pipeline/in_r_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y135  A1REG_pipeline/in_r_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y136  A1REG_pipeline/in_r_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y136  A1REG_pipeline/in_r_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y136  A1REG_pipeline/in_r_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y136  A1REG_pipeline/in_r_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y134  A1REG_pipeline/in_r_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y134  A1REG_pipeline/in_r_reg[7]/C



