#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020e9c5eac00 .scope module, "testm" "testm" 2 2;
 .timescale 0 0;
v0000020e9c75ba90_0 .var "addr_r", 3 0;
v0000020e9c75bb30_0 .var "addr_w", 3 0;
v0000020e9c75bbd0_0 .var "clock", 0 0;
v0000020e9c75bc70_0 .var "datain", 9 0;
v0000020e9c75bd10_0 .net "dataout", 9 0, v0000020e9c5eafc0_0;  1 drivers
v0000020e9c75bdb0_0 .var "read", 0 0;
v0000020e9c75be50_0 .var "write", 0 0;
S_0000020e9c5ead90 .scope module, "mem" "random_accsess_memory" 2 12, 3 1 0, S_0000020e9c5eac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 10 "datain";
    .port_info 3 /INPUT 4 "addr_w";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 4 "addr_r";
    .port_info 6 /OUTPUT 10 "dataout";
v0000020e9c5f1ea0_0 .net "addr_r", 3 0, v0000020e9c75ba90_0;  1 drivers
v0000020e9c5e4e40_0 .net "addr_w", 3 0, v0000020e9c75bb30_0;  1 drivers
v0000020e9c5b2e10_0 .net "clock", 0 0, v0000020e9c75bbd0_0;  1 drivers
v0000020e9c5eaf20_0 .net "datain", 9 0, v0000020e9c75bc70_0;  1 drivers
v0000020e9c5eafc0_0 .var "dataout", 9 0;
v0000020e9c75b810_0 .var/i "i", 31 0;
v0000020e9c75b8b0_0 .var "mem_unit", 59 0;
v0000020e9c75b950_0 .net "read", 0 0, v0000020e9c75bdb0_0;  1 drivers
v0000020e9c75b9f0_0 .net "write", 0 0, v0000020e9c75be50_0;  1 drivers
E_0000020e9c5d73c0 .event posedge, v0000020e9c5b2e10_0;
    .scope S_0000020e9c5ead90;
T_0 ;
    %wait E_0000020e9c5d73c0;
    %load/vec4 v0000020e9c75b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020e9c75b810_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000020e9c75b810_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0000020e9c5f1ea0_0;
    %pad/u 32;
    %load/vec4 v0000020e9c75b810_0;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000020e9c75b8b0_0;
    %load/vec4 v0000020e9c75b810_0;
    %addi 1, 0, 32;
    %muli 10, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 9, 0, 34;
    %part/s 10;
    %assign/vec4 v0000020e9c5eafc0_0, 0;
T_0.4 ;
    %load/vec4 v0000020e9c75b810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020e9c75b810_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v0000020e9c75b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020e9c75b810_0, 0, 32;
T_0.8 ;
    %load/vec4 v0000020e9c75b810_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_0.9, 5;
    %load/vec4 v0000020e9c5e4e40_0;
    %pad/u 32;
    %load/vec4 v0000020e9c75b810_0;
    %cmp/e;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0000020e9c5eaf20_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000020e9c75b810_0;
    %addi 1, 0, 32;
    %muli 10, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 9, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000020e9c75b8b0_0, 4, 5;
T_0.10 ;
    %load/vec4 v0000020e9c75b810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020e9c75b810_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
T_0.6 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020e9c5eac00;
T_1 ;
    %vpi_call 2 17 "$monitor", "datain=%d, dataout = %d, memory[0]=%d, memory[5]=%d", v0000020e9c75bc70_0, v0000020e9c75bd10_0, &PV<v0000020e9c75b8b0_0, 0, 10>, &PV<v0000020e9c75b8b0_0, 50, 10> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75be50_0, 0, 1;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0000020e9c75bc70_0, 0, 10;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020e9c75bb30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75be50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020e9c75ba90_0, 0, 4;
    %delay 1, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75bdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75be50_0, 0, 1;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0000020e9c75bc70_0, 0, 10;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000020e9c75bb30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75be50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75bdb0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000020e9c75ba90_0, 0, 4;
    %delay 1, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75bdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75be50_0, 0, 1;
    %pushi/vec4 11, 0, 10;
    %store/vec4 v0000020e9c75bc70_0, 0, 10;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000020e9c75bb30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75bdb0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000020e9c75ba90_0, 0, 4;
    %delay 1, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75bdb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e9c75bdb0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000020e9c75ba90_0, 0, 4;
    %delay 1, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75bbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e9c75bdb0_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testm.v";
    "random_accsess_memory_reduced.v";
