===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 44.5669 seconds

  ----Wall Time----  ----Name----
    5.5324 ( 12.4%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    4.6271 ( 10.4%)    Parse modules
    0.8719 (  2.0%)    Verify circuit
   23.4972 ( 52.7%)  'firrtl.circuit' Pipeline
    1.9283 (  4.3%)    'firrtl.module' Pipeline
    1.7939 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1343 (  0.3%)      LowerCHIRRTLPass
    0.1379 (  0.3%)    InferWidths
    1.1445 (  2.6%)    InferResets
    0.0591 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1079 (  0.2%)    WireDFT
    0.1171 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9993 (  2.2%)    LowerFIRRTLTypes
    9.6492 ( 21.7%)    'firrtl.module' Pipeline
    1.1371 (  2.6%)      ExpandWhens
    0.0235 (  0.1%)      RemoveInvalid
    7.9514 ( 17.8%)      Canonicalizer
    0.5371 (  1.2%)      InferReadWrite
    0.6946 (  1.6%)    Inliner
    1.3420 (  3.0%)    IMConstProp
    0.0790 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0719 (  0.2%)    BlackBoxReader
    0.0719 (  0.2%)      (A) circt::firrtl::InstanceGraph
    6.0254 ( 13.5%)    'firrtl.module' Pipeline
    6.0254 ( 13.5%)      Canonicalizer
    0.5785 (  1.3%)    RemoveUnusedPorts
    0.0746 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5225 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.9062 ( 11.0%)  LowerFIRRTLToHW
    0.0789 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.9221 ( 11.0%)  'hw.module' Pipeline
    1.1313 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    3.0452 (  6.8%)    Canonicalizer
    0.7456 (  1.7%)    HWCleanup
    0.9669 (  2.2%)  'hw.module' Pipeline
    0.0919 (  0.2%)    HWLegalizeModules
    0.8751 (  2.0%)    PrettifyVerilog
    4.5036 ( 10.1%)  ExportVerilog
    0.0027 (  0.0%)  Rest
   44.5669 (100.0%)  Total

{
  totalTime: 44.6,
  maxMemory: 705892352
}
