# <!-- XML:Generated(2007-10-04 11:02:55.187000) -->

# <!-- XML:AnnotatedFile:Generated(2007-08-22 10:13:46.890000) -->

# Device file info: $Id: PIC16F636.ann,v 1.4 2007/08/22 17:27:44 charled Exp $
# Macro file info: $Id: PIC16F636.ann,v 1.4 2007/08/22 17:27:44 charled Exp $
 
format=0.1

#device=PIC16F636
# DOS: DOS-00483
# PS:  DS-41204
# DS:  DS-41232

vpp (range=10.000-12.000  dflt=11.000)
vdd (range=2.000-5.500  dfltrange=4.500-5.500  nominal=5.000)

# Updated LVP Threshold
pgming (memtech=ee tries=1 lvpthresh=4.500)
    wait (pgm=2500 lvpgm=2500 eedata=6000 cfg=6000 userid=6000 erase=6000 lverase=2500)
    latches(pgm=4 eedata=1 userid=1 cfg=1 rowerase=16)   

# <!-- XML:Regions:Begin() -->
pgmmem (region=0x0-0x7ff)
userid (region=0x2000-0x2003)
testmem (region=0x2000-0x203f)
devid (region=0x2006-0x2006 idmask=0x3fe0 id=0x10a0)
cfgmem (region=0x2007-0x2007)
eedata (region=0x0-0xff)
bkbgvectmem (region=0x2004-0x2004)
# <!-- XML:Regions:End() -->



# <!-- XML:SFRs:Begin() -->
sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=STATUS addr=0x3 size=1 access='rw rw rw r r rw rw rw')
    reset (por='00011xxx' mclr='000qquuu')
    bit (names='IRP RP nTO nPD Z DC C' width='1 2 1 1 1 1 1')
sfr (key=FSR addr=0x4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=PORTA addr=0x5 size=1 access='u u rw rw r rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - RA5 RA4 RA3 RA2 RA1 RA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTC addr=0x7 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - RC5 RC4 RC3 RC2 RC1 RC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RC' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PCLATH addr=0xa size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCLATH' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=INTCON addr=0xb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='0000000u')
    bit (names='GIE PEIE TMR0IE INTE RAIE TMR0IF INTF RAIF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR1 addr=0xc size=1 access='rw rw r rw rw rw u rw')
    reset (por='000000-0' mclr='000000-0')
    bit (names='EEIF LVDIF CRIF C2IF C1IF OSFIF - TMR1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TMR1 addr=0xe size=2 flags=j)
    bit (names='TMR1' width='16')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR1L addr=0xe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=TMR1H addr=0xf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=T1CON addr=0x10 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='T1GINV TMR1GE T1CKPS T1OSCEN nT1SYNC TMR1CS TMR1ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=WDTCON addr=0x18 size=1 access='u u u rw rw rw rw rw')
    reset (por='---01000' mclr='---01000')
    bit (names='- - - WDTPS SWDTEN' width='1 1 1 4 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=CMCON0 addr=0x19 size=1 access='r r rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='C2OUT C1OUT C2INV C1INV CIS CM' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=CMCON1 addr=0x1a size=1 access='u u u u u u rw rw')
    reset (por='------10' mclr='------10')
    bit (names='- - - - - - T1GSS C2SYNC' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=OPTION_REG addr=0x81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nRAPUD INTEDG T0CS T0SE PSA PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISA addr=0x85 size=1 access='u u rw rw r rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISA' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISC addr=0x87 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISC' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=PIE1 addr=0x8c size=1 access='rw rw rw rw rw rw u rw')
    reset (por='000000-0' mclr='000000-0')
    bit (names='EEIE LVDIE CRIE C2IE C1IE OSFIE - TMR1IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCON addr=0x8e size=1 access='u u rw rw rw u rw rw')
    reset (por='--010-qq' mclr='--0u0-uu')
    bit (names='- - ULPWUE SBOREN nWUR - nPOR nBOR' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=OSCCON addr=0x8f size=1 access='u rw rw rw r r r rw')
    reset (por='-110x000' mclr='-110x000')
    bit (names='- IOSCF OSTS HTS LTS SCS' width='1 3 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=OSCTUNE addr=0x90 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---uuuuu')
    bit (names='- - - TUN' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LVDCON addr=0x94 size=1 access='u u rw rw u rw rw rw')
    reset (por='--00-000' mclr='--00-000')
    bit (names='- - IRVST LVDEN - LVDL' width='1 1 1 1 1 3')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=WPUDA addr=0x95 size=1 access='u u rw rw u rw rw rw')
    reset (por='--11-111' mclr='--11-111')
    bit (names='- - WPUDA5 WPUDA4 - WPUDA2 WPUDA1 WPUDA0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=IOCA addr=0x96 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - IOCA5 IOCA4 IOCA3 IOCA2 IOCA1 IOCA0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=WDA addr=0x97 size=1 access='u u rw rw u rw rw rw')
    reset (por='--11-111' mclr='--11-111')
    bit (names='- - WDA5 WDA4 - WDA2 WDA1 WDA0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=VRCON addr=0x99 size=1 access='rw u rw u rw rw rw rw')
    reset (por='0-0-0000' mclr='0-0-0000')
    bit (names='VREN - VRR - VR' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=EEDAT addr=0x9a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='EEDAT' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=EEADR addr=0x9b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='EEADR' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EECON1 addr=0x9c size=1 access='u u u u rw rw rs rs')
    reset (por='----x000' mclr='----q000')
    bit (names='- - - - WRERR WREN WR RD' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EECON2 addr=0x9d size=1 access='w w w w w w w w')
    reset (por='--------' mclr='--------')
    bit (names='EECON2' width='8')
sfr (key=CRCON addr=0x110 size=1 access='rs rw u u u u rw rw')
    reset (por='00----00' mclr='00----00')
    bit (names='GO/nDONE ENC/nDEC - - - - CRREG' width='1 1 1 1 1 1 2')
    bit (tag=scl names='GO_nDONE ENC_nDEC - - - - CRREG' width='1 1 1 1 1 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=CRDAT0 addr=0x111 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='CRDAT0' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=CRDAT1 addr=0x112 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='CRDAT1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=CRDAT2 addr=0x113 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='CRDAT2' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=CRDAT3 addr=0x114 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='CRDAT3' width='8')
    stimulus (scl=rwb regfiles=w)
# <!-- XML:SFRs:End() -->

NumBanks=4
NumHWBP=1        #Added for hardware break point May 23rd,2007
MirrorRegs (0x0-0x0 0x80-0x80 0x100-0x100 0x180-0x180)
MirrorRegs (0x1-0x1 0x101-0x101)
MirrorRegs (0x2-0x4 0x82-0x84 0x102-0x104 0x182-0x184)
MirrorRegs (0x05-0x05 0x105-0x105)
MirrorRegs (0x7-0x7 0x107-0x107)
MirrorRegs (0xA-0xA 0x8A-0x8A 0x10A-0x10A 0x18A-0x18A)
MirrorRegs (0xB-0xB 0x8B-0x8B 0x10B-0x10B 0x18B-0x18B)
#MirrorRegs (0x8A-0x8A 0x18A-0x18A)
MirrorRegs (0x70-0x7F 0xF0-0xFF 0x170-0x17F 0x1F0-0x1FF)
MirrorRegs (0x81-0x81 0x181-0x181)
MirrorRegs (0x85-0x85 0x185-0x185)
MirrorRegs (0x87-0x87 0x187-0x187)
UnusedRegs (0x06-0x06)
UnusedRegs (0x08-0x09)
UnusedRegs (0x0d-0x0d)
UnusedRegs (0x11-0x17)
UnusedRegs (0x1b-0x1f)
UnusedRegs (0x86-0x86)
UnusedRegs (0x88-0x89)
UnusedRegs (0x8d-0x8d)
UnusedRegs (0x91-0x93)
UnusedRegs (0x98-0x98)
UnusedRegs (0x9e-0x9f)
UnusedRegs (0xc0-0xef)
UnusedRegs (0x106-0x106)
UnusedRegs (0x108-0x109)
UnusedRegs (0x10c-0x10f)
UnusedRegs (0x115-0x16f)
UnusedRegs (0x186-0x186)
UnusedRegs (0x188-0x189)
UnusedRegs (0x18c-0x1ef)

# <!-- XML:DCRs:Begin() -->
cfgbits (key=CONFIG addr=0x2007 unused=0x2000)
    field (key=OSC mask=0x7 desc="Oscillator")
        setting (req=0x7 value=0x7 desc="External RC Clockout")
        setting (req=0x7 value=0x6 desc="External RC No Clock")
        setting (req=0x7 value=0x5 desc="Internal RC Clockout")
        setting (req=0x7 value=0x4 desc="Internal RC No Clock")
        setting (req=0x7 value=0x3 desc="EC")
        setting (req=0x7 value=0x2 desc="HS")
        setting (req=0x7 value=0x1 desc="XT")
        setting (req=0x7 value=0x0 desc="LP")
    field (key=WDT mask=0x8 desc="Watchdog Timer" min=1)
        setting (req=0x8 value=0x8 desc="On")
        setting (req=0x8 value=0x0 desc="Off")
    field (key=PUT mask=0x10 desc="Power Up Timer")
        setting (req=0x10 value=0x10 desc="Off")
        setting (req=0x10 value=0x0 desc="On")
    field (key=MCLRE mask=0x20 desc="Master Clear Enable")
        setting (req=0x20 value=0x20 desc="External")
        setting (req=0x20 value=0x0 desc="Internal")
    field (key=CP mask=0x40 desc="Code Protect")
        setting (req=0x40 value=0x40 desc="Off")
            checksum (type=0x0 protregion=0x00-0x00)
        setting (req=0x40 value=0x0 desc="On")
            checksum (type=0x20 protregion=0x000-0x7FF)
    field (key=CPD mask=0x80 desc="Data EE Read Protect")
        setting (req=0x80 value=0x80 desc="Off")
        setting (req=0x80 value=0x0 desc="On")
    field (key=BODEN mask=0x300 desc="Brown Out Detect")
        setting (req=0x300 value=0x300 desc="BOD Enabled, SBOREN Disabled")
        setting (req=0x300 value=0x200 desc="BOD enabled in run, disabled in sleep, SBOREN disabled")
        setting (req=0x300 value=0x100 desc="SBOREN controls BOR function")
        setting (req=0x300 value=0x0 desc="BOD and SBOREN disabled")
    field (key=IESO mask=0x400 desc="Internal External Switch Over Mode")
        setting (req=0x400 value=0x400 desc="Enabled")
        setting (req=0x400 value=0x0 desc="Disabled")
    field (key=FCMEN mask=0x800 desc="Monitor Clock Fail-safe")
        setting (req=0x800 value=0x800 desc="Enabled")
        setting (req=0x800 value=0x0 desc="Disabled")
    field (key=WUR mask=0x1000 desc="Wake-Up Reset")
        setting (req=0x1000 value=0x1000 desc="Disabled")
        setting (req=0x1000 value=0x0 desc="Enabled")
# <!-- XML:DCRs:End() -->

