// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_HH_
#define _conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_s.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9.h"
#include "conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.h"
#include "fifo_w10_d2_A.h"
#include "fifo_w16_d2_A.h"

namespace ap_rtl {

struct conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 : public sc_module {
    // Port declarations 410
    sc_in< sc_lv<1500> > data_V_dout;
    sc_in< sc_logic > data_V_empty_n;
    sc_out< sc_logic > data_V_read;
    sc_out< sc_lv<16> > res_0_V;
    sc_out< sc_lv<16> > res_1_V;
    sc_out< sc_lv<16> > res_2_V;
    sc_out< sc_lv<16> > res_3_V;
    sc_out< sc_lv<16> > res_4_V;
    sc_out< sc_lv<16> > res_5_V;
    sc_out< sc_lv<16> > res_6_V;
    sc_out< sc_lv<16> > res_7_V;
    sc_out< sc_lv<16> > res_8_V;
    sc_out< sc_lv<16> > res_9_V;
    sc_out< sc_lv<16> > res_10_V;
    sc_out< sc_lv<16> > res_11_V;
    sc_out< sc_lv<16> > res_12_V;
    sc_out< sc_lv<16> > res_13_V;
    sc_out< sc_lv<16> > res_14_V;
    sc_out< sc_lv<16> > res_15_V;
    sc_out< sc_lv<16> > res_16_V;
    sc_out< sc_lv<16> > res_17_V;
    sc_out< sc_lv<16> > res_18_V;
    sc_out< sc_lv<16> > res_19_V;
    sc_out< sc_lv<16> > res_20_V;
    sc_out< sc_lv<16> > res_21_V;
    sc_out< sc_lv<16> > res_22_V;
    sc_out< sc_lv<16> > res_23_V;
    sc_out< sc_lv<16> > res_24_V;
    sc_out< sc_lv<16> > res_25_V;
    sc_out< sc_lv<16> > res_26_V;
    sc_out< sc_lv<16> > res_27_V;
    sc_out< sc_lv<16> > res_28_V;
    sc_out< sc_lv<16> > res_29_V;
    sc_out< sc_lv<16> > res_30_V;
    sc_out< sc_lv<16> > res_31_V;
    sc_out< sc_lv<16> > res_32_V;
    sc_out< sc_lv<16> > res_33_V;
    sc_out< sc_lv<16> > res_34_V;
    sc_out< sc_lv<16> > res_35_V;
    sc_out< sc_lv<16> > res_36_V;
    sc_out< sc_lv<16> > res_37_V;
    sc_out< sc_lv<16> > res_38_V;
    sc_out< sc_lv<16> > res_39_V;
    sc_out< sc_lv<16> > res_40_V;
    sc_out< sc_lv<16> > res_41_V;
    sc_out< sc_lv<16> > res_42_V;
    sc_out< sc_lv<16> > res_43_V;
    sc_out< sc_lv<16> > res_44_V;
    sc_out< sc_lv<16> > res_45_V;
    sc_out< sc_lv<16> > res_46_V;
    sc_out< sc_lv<16> > res_47_V;
    sc_out< sc_lv<16> > res_48_V;
    sc_out< sc_lv<16> > res_49_V;
    sc_out< sc_lv<16> > res_50_V;
    sc_out< sc_lv<16> > res_51_V;
    sc_out< sc_lv<16> > res_52_V;
    sc_out< sc_lv<16> > res_53_V;
    sc_out< sc_lv<16> > res_54_V;
    sc_out< sc_lv<16> > res_55_V;
    sc_out< sc_lv<16> > res_56_V;
    sc_out< sc_lv<16> > res_57_V;
    sc_out< sc_lv<16> > res_58_V;
    sc_out< sc_lv<16> > res_59_V;
    sc_out< sc_lv<16> > res_60_V;
    sc_out< sc_lv<16> > res_61_V;
    sc_out< sc_lv<16> > res_62_V;
    sc_out< sc_lv<16> > res_63_V;
    sc_out< sc_lv<16> > res_64_V;
    sc_out< sc_lv<16> > res_65_V;
    sc_out< sc_lv<16> > res_66_V;
    sc_out< sc_lv<16> > res_67_V;
    sc_out< sc_lv<16> > res_68_V;
    sc_out< sc_lv<16> > res_69_V;
    sc_out< sc_lv<16> > res_70_V;
    sc_out< sc_lv<16> > res_71_V;
    sc_out< sc_lv<16> > res_72_V;
    sc_out< sc_lv<16> > res_73_V;
    sc_out< sc_lv<16> > res_74_V;
    sc_out< sc_lv<16> > res_75_V;
    sc_out< sc_lv<16> > res_76_V;
    sc_out< sc_lv<16> > res_77_V;
    sc_out< sc_lv<16> > res_78_V;
    sc_out< sc_lv<16> > res_79_V;
    sc_out< sc_lv<16> > res_80_V;
    sc_out< sc_lv<16> > res_81_V;
    sc_out< sc_lv<16> > res_82_V;
    sc_out< sc_lv<16> > res_83_V;
    sc_out< sc_lv<16> > res_84_V;
    sc_out< sc_lv<16> > res_85_V;
    sc_out< sc_lv<16> > res_86_V;
    sc_out< sc_lv<16> > res_87_V;
    sc_out< sc_lv<16> > res_88_V;
    sc_out< sc_lv<16> > res_89_V;
    sc_out< sc_lv<16> > res_90_V;
    sc_out< sc_lv<16> > res_91_V;
    sc_out< sc_lv<16> > res_92_V;
    sc_out< sc_lv<16> > res_93_V;
    sc_out< sc_lv<16> > res_94_V;
    sc_out< sc_lv<16> > res_95_V;
    sc_out< sc_lv<16> > res_96_V;
    sc_out< sc_lv<16> > res_97_V;
    sc_out< sc_lv<16> > res_98_V;
    sc_out< sc_lv<16> > res_99_V;
    sc_out< sc_lv<16> > res_100_V;
    sc_out< sc_lv<16> > res_101_V;
    sc_out< sc_lv<16> > res_102_V;
    sc_out< sc_lv<16> > res_103_V;
    sc_out< sc_lv<16> > res_104_V;
    sc_out< sc_lv<16> > res_105_V;
    sc_out< sc_lv<16> > res_106_V;
    sc_out< sc_lv<16> > res_107_V;
    sc_out< sc_lv<16> > res_108_V;
    sc_out< sc_lv<16> > res_109_V;
    sc_out< sc_lv<16> > res_110_V;
    sc_out< sc_lv<16> > res_111_V;
    sc_out< sc_lv<16> > res_112_V;
    sc_out< sc_lv<16> > res_113_V;
    sc_out< sc_lv<16> > res_114_V;
    sc_out< sc_lv<16> > res_115_V;
    sc_out< sc_lv<16> > res_116_V;
    sc_out< sc_lv<16> > res_117_V;
    sc_out< sc_lv<16> > res_118_V;
    sc_out< sc_lv<16> > res_119_V;
    sc_out< sc_lv<16> > res_120_V;
    sc_out< sc_lv<16> > res_121_V;
    sc_out< sc_lv<16> > res_122_V;
    sc_out< sc_lv<16> > res_123_V;
    sc_out< sc_lv<16> > res_124_V;
    sc_out< sc_lv<16> > res_125_V;
    sc_out< sc_lv<16> > res_126_V;
    sc_out< sc_lv<16> > res_127_V;
    sc_out< sc_lv<16> > res_128_V;
    sc_out< sc_lv<16> > res_129_V;
    sc_out< sc_lv<16> > res_130_V;
    sc_out< sc_lv<16> > res_131_V;
    sc_out< sc_lv<16> > res_132_V;
    sc_out< sc_lv<16> > res_133_V;
    sc_out< sc_lv<16> > res_134_V;
    sc_out< sc_lv<16> > res_135_V;
    sc_out< sc_lv<16> > res_136_V;
    sc_out< sc_lv<16> > res_137_V;
    sc_out< sc_lv<16> > res_138_V;
    sc_out< sc_lv<16> > res_139_V;
    sc_out< sc_lv<16> > res_140_V;
    sc_out< sc_lv<16> > res_141_V;
    sc_out< sc_lv<16> > res_142_V;
    sc_out< sc_lv<16> > res_143_V;
    sc_out< sc_lv<16> > res_144_V;
    sc_out< sc_lv<16> > res_145_V;
    sc_out< sc_lv<16> > res_146_V;
    sc_out< sc_lv<16> > res_147_V;
    sc_out< sc_lv<16> > res_148_V;
    sc_out< sc_lv<16> > res_149_V;
    sc_out< sc_lv<16> > res_150_V;
    sc_out< sc_lv<16> > res_151_V;
    sc_out< sc_lv<16> > res_152_V;
    sc_out< sc_lv<16> > res_153_V;
    sc_out< sc_lv<16> > res_154_V;
    sc_out< sc_lv<16> > res_155_V;
    sc_out< sc_lv<16> > res_156_V;
    sc_out< sc_lv<16> > res_157_V;
    sc_out< sc_lv<16> > res_158_V;
    sc_out< sc_lv<16> > res_159_V;
    sc_out< sc_lv<16> > res_160_V;
    sc_out< sc_lv<16> > res_161_V;
    sc_out< sc_lv<16> > res_162_V;
    sc_out< sc_lv<16> > res_163_V;
    sc_out< sc_lv<16> > res_164_V;
    sc_out< sc_lv<16> > res_165_V;
    sc_out< sc_lv<16> > res_166_V;
    sc_out< sc_lv<16> > res_167_V;
    sc_out< sc_lv<16> > res_168_V;
    sc_out< sc_lv<16> > res_169_V;
    sc_out< sc_lv<16> > res_170_V;
    sc_out< sc_lv<16> > res_171_V;
    sc_out< sc_lv<16> > res_172_V;
    sc_out< sc_lv<16> > res_173_V;
    sc_out< sc_lv<16> > res_174_V;
    sc_out< sc_lv<16> > res_175_V;
    sc_out< sc_lv<16> > res_176_V;
    sc_out< sc_lv<16> > res_177_V;
    sc_out< sc_lv<16> > res_178_V;
    sc_out< sc_lv<16> > res_179_V;
    sc_out< sc_lv<16> > res_180_V;
    sc_out< sc_lv<16> > res_181_V;
    sc_out< sc_lv<16> > res_182_V;
    sc_out< sc_lv<16> > res_183_V;
    sc_out< sc_lv<16> > res_184_V;
    sc_out< sc_lv<16> > res_185_V;
    sc_out< sc_lv<16> > res_186_V;
    sc_out< sc_lv<16> > res_187_V;
    sc_out< sc_lv<16> > res_188_V;
    sc_out< sc_lv<16> > res_189_V;
    sc_out< sc_lv<16> > res_190_V;
    sc_out< sc_lv<16> > res_191_V;
    sc_out< sc_lv<16> > res_192_V;
    sc_out< sc_lv<16> > res_193_V;
    sc_out< sc_lv<16> > res_194_V;
    sc_out< sc_lv<16> > res_195_V;
    sc_out< sc_lv<16> > res_196_V;
    sc_out< sc_lv<16> > res_197_V;
    sc_out< sc_lv<16> > res_198_V;
    sc_out< sc_lv<16> > res_199_V;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > res_184_V_ap_vld;
    sc_out< sc_logic > res_164_V_ap_vld;
    sc_out< sc_logic > res_144_V_ap_vld;
    sc_out< sc_logic > res_124_V_ap_vld;
    sc_out< sc_logic > res_104_V_ap_vld;
    sc_out< sc_logic > res_84_V_ap_vld;
    sc_out< sc_logic > res_64_V_ap_vld;
    sc_out< sc_logic > res_44_V_ap_vld;
    sc_out< sc_logic > res_24_V_ap_vld;
    sc_out< sc_logic > res_4_V_ap_vld;
    sc_out< sc_logic > res_0_V_ap_vld;
    sc_out< sc_logic > res_1_V_ap_vld;
    sc_out< sc_logic > res_2_V_ap_vld;
    sc_out< sc_logic > res_3_V_ap_vld;
    sc_out< sc_logic > res_5_V_ap_vld;
    sc_out< sc_logic > res_6_V_ap_vld;
    sc_out< sc_logic > res_7_V_ap_vld;
    sc_out< sc_logic > res_8_V_ap_vld;
    sc_out< sc_logic > res_9_V_ap_vld;
    sc_out< sc_logic > res_10_V_ap_vld;
    sc_out< sc_logic > res_11_V_ap_vld;
    sc_out< sc_logic > res_12_V_ap_vld;
    sc_out< sc_logic > res_13_V_ap_vld;
    sc_out< sc_logic > res_14_V_ap_vld;
    sc_out< sc_logic > res_15_V_ap_vld;
    sc_out< sc_logic > res_16_V_ap_vld;
    sc_out< sc_logic > res_17_V_ap_vld;
    sc_out< sc_logic > res_18_V_ap_vld;
    sc_out< sc_logic > res_19_V_ap_vld;
    sc_out< sc_logic > res_20_V_ap_vld;
    sc_out< sc_logic > res_21_V_ap_vld;
    sc_out< sc_logic > res_22_V_ap_vld;
    sc_out< sc_logic > res_23_V_ap_vld;
    sc_out< sc_logic > res_25_V_ap_vld;
    sc_out< sc_logic > res_26_V_ap_vld;
    sc_out< sc_logic > res_27_V_ap_vld;
    sc_out< sc_logic > res_28_V_ap_vld;
    sc_out< sc_logic > res_29_V_ap_vld;
    sc_out< sc_logic > res_30_V_ap_vld;
    sc_out< sc_logic > res_31_V_ap_vld;
    sc_out< sc_logic > res_32_V_ap_vld;
    sc_out< sc_logic > res_33_V_ap_vld;
    sc_out< sc_logic > res_34_V_ap_vld;
    sc_out< sc_logic > res_35_V_ap_vld;
    sc_out< sc_logic > res_36_V_ap_vld;
    sc_out< sc_logic > res_37_V_ap_vld;
    sc_out< sc_logic > res_38_V_ap_vld;
    sc_out< sc_logic > res_39_V_ap_vld;
    sc_out< sc_logic > res_40_V_ap_vld;
    sc_out< sc_logic > res_41_V_ap_vld;
    sc_out< sc_logic > res_42_V_ap_vld;
    sc_out< sc_logic > res_43_V_ap_vld;
    sc_out< sc_logic > res_45_V_ap_vld;
    sc_out< sc_logic > res_46_V_ap_vld;
    sc_out< sc_logic > res_47_V_ap_vld;
    sc_out< sc_logic > res_48_V_ap_vld;
    sc_out< sc_logic > res_49_V_ap_vld;
    sc_out< sc_logic > res_50_V_ap_vld;
    sc_out< sc_logic > res_51_V_ap_vld;
    sc_out< sc_logic > res_52_V_ap_vld;
    sc_out< sc_logic > res_53_V_ap_vld;
    sc_out< sc_logic > res_54_V_ap_vld;
    sc_out< sc_logic > res_55_V_ap_vld;
    sc_out< sc_logic > res_56_V_ap_vld;
    sc_out< sc_logic > res_57_V_ap_vld;
    sc_out< sc_logic > res_58_V_ap_vld;
    sc_out< sc_logic > res_59_V_ap_vld;
    sc_out< sc_logic > res_60_V_ap_vld;
    sc_out< sc_logic > res_61_V_ap_vld;
    sc_out< sc_logic > res_62_V_ap_vld;
    sc_out< sc_logic > res_63_V_ap_vld;
    sc_out< sc_logic > res_65_V_ap_vld;
    sc_out< sc_logic > res_66_V_ap_vld;
    sc_out< sc_logic > res_67_V_ap_vld;
    sc_out< sc_logic > res_68_V_ap_vld;
    sc_out< sc_logic > res_69_V_ap_vld;
    sc_out< sc_logic > res_70_V_ap_vld;
    sc_out< sc_logic > res_71_V_ap_vld;
    sc_out< sc_logic > res_72_V_ap_vld;
    sc_out< sc_logic > res_73_V_ap_vld;
    sc_out< sc_logic > res_74_V_ap_vld;
    sc_out< sc_logic > res_75_V_ap_vld;
    sc_out< sc_logic > res_76_V_ap_vld;
    sc_out< sc_logic > res_77_V_ap_vld;
    sc_out< sc_logic > res_78_V_ap_vld;
    sc_out< sc_logic > res_79_V_ap_vld;
    sc_out< sc_logic > res_80_V_ap_vld;
    sc_out< sc_logic > res_81_V_ap_vld;
    sc_out< sc_logic > res_82_V_ap_vld;
    sc_out< sc_logic > res_83_V_ap_vld;
    sc_out< sc_logic > res_85_V_ap_vld;
    sc_out< sc_logic > res_86_V_ap_vld;
    sc_out< sc_logic > res_87_V_ap_vld;
    sc_out< sc_logic > res_88_V_ap_vld;
    sc_out< sc_logic > res_89_V_ap_vld;
    sc_out< sc_logic > res_90_V_ap_vld;
    sc_out< sc_logic > res_91_V_ap_vld;
    sc_out< sc_logic > res_92_V_ap_vld;
    sc_out< sc_logic > res_93_V_ap_vld;
    sc_out< sc_logic > res_94_V_ap_vld;
    sc_out< sc_logic > res_95_V_ap_vld;
    sc_out< sc_logic > res_96_V_ap_vld;
    sc_out< sc_logic > res_97_V_ap_vld;
    sc_out< sc_logic > res_98_V_ap_vld;
    sc_out< sc_logic > res_99_V_ap_vld;
    sc_out< sc_logic > res_100_V_ap_vld;
    sc_out< sc_logic > res_101_V_ap_vld;
    sc_out< sc_logic > res_102_V_ap_vld;
    sc_out< sc_logic > res_103_V_ap_vld;
    sc_out< sc_logic > res_105_V_ap_vld;
    sc_out< sc_logic > res_106_V_ap_vld;
    sc_out< sc_logic > res_107_V_ap_vld;
    sc_out< sc_logic > res_108_V_ap_vld;
    sc_out< sc_logic > res_109_V_ap_vld;
    sc_out< sc_logic > res_110_V_ap_vld;
    sc_out< sc_logic > res_111_V_ap_vld;
    sc_out< sc_logic > res_112_V_ap_vld;
    sc_out< sc_logic > res_113_V_ap_vld;
    sc_out< sc_logic > res_114_V_ap_vld;
    sc_out< sc_logic > res_115_V_ap_vld;
    sc_out< sc_logic > res_116_V_ap_vld;
    sc_out< sc_logic > res_117_V_ap_vld;
    sc_out< sc_logic > res_118_V_ap_vld;
    sc_out< sc_logic > res_119_V_ap_vld;
    sc_out< sc_logic > res_120_V_ap_vld;
    sc_out< sc_logic > res_121_V_ap_vld;
    sc_out< sc_logic > res_122_V_ap_vld;
    sc_out< sc_logic > res_123_V_ap_vld;
    sc_out< sc_logic > res_125_V_ap_vld;
    sc_out< sc_logic > res_126_V_ap_vld;
    sc_out< sc_logic > res_127_V_ap_vld;
    sc_out< sc_logic > res_128_V_ap_vld;
    sc_out< sc_logic > res_129_V_ap_vld;
    sc_out< sc_logic > res_130_V_ap_vld;
    sc_out< sc_logic > res_131_V_ap_vld;
    sc_out< sc_logic > res_132_V_ap_vld;
    sc_out< sc_logic > res_133_V_ap_vld;
    sc_out< sc_logic > res_134_V_ap_vld;
    sc_out< sc_logic > res_135_V_ap_vld;
    sc_out< sc_logic > res_136_V_ap_vld;
    sc_out< sc_logic > res_137_V_ap_vld;
    sc_out< sc_logic > res_138_V_ap_vld;
    sc_out< sc_logic > res_139_V_ap_vld;
    sc_out< sc_logic > res_140_V_ap_vld;
    sc_out< sc_logic > res_141_V_ap_vld;
    sc_out< sc_logic > res_142_V_ap_vld;
    sc_out< sc_logic > res_143_V_ap_vld;
    sc_out< sc_logic > res_145_V_ap_vld;
    sc_out< sc_logic > res_146_V_ap_vld;
    sc_out< sc_logic > res_147_V_ap_vld;
    sc_out< sc_logic > res_148_V_ap_vld;
    sc_out< sc_logic > res_149_V_ap_vld;
    sc_out< sc_logic > res_150_V_ap_vld;
    sc_out< sc_logic > res_151_V_ap_vld;
    sc_out< sc_logic > res_152_V_ap_vld;
    sc_out< sc_logic > res_153_V_ap_vld;
    sc_out< sc_logic > res_154_V_ap_vld;
    sc_out< sc_logic > res_155_V_ap_vld;
    sc_out< sc_logic > res_156_V_ap_vld;
    sc_out< sc_logic > res_157_V_ap_vld;
    sc_out< sc_logic > res_158_V_ap_vld;
    sc_out< sc_logic > res_159_V_ap_vld;
    sc_out< sc_logic > res_160_V_ap_vld;
    sc_out< sc_logic > res_161_V_ap_vld;
    sc_out< sc_logic > res_162_V_ap_vld;
    sc_out< sc_logic > res_163_V_ap_vld;
    sc_out< sc_logic > res_165_V_ap_vld;
    sc_out< sc_logic > res_166_V_ap_vld;
    sc_out< sc_logic > res_167_V_ap_vld;
    sc_out< sc_logic > res_168_V_ap_vld;
    sc_out< sc_logic > res_169_V_ap_vld;
    sc_out< sc_logic > res_170_V_ap_vld;
    sc_out< sc_logic > res_171_V_ap_vld;
    sc_out< sc_logic > res_172_V_ap_vld;
    sc_out< sc_logic > res_173_V_ap_vld;
    sc_out< sc_logic > res_174_V_ap_vld;
    sc_out< sc_logic > res_175_V_ap_vld;
    sc_out< sc_logic > res_176_V_ap_vld;
    sc_out< sc_logic > res_177_V_ap_vld;
    sc_out< sc_logic > res_178_V_ap_vld;
    sc_out< sc_logic > res_179_V_ap_vld;
    sc_out< sc_logic > res_180_V_ap_vld;
    sc_out< sc_logic > res_181_V_ap_vld;
    sc_out< sc_logic > res_182_V_ap_vld;
    sc_out< sc_logic > res_183_V_ap_vld;
    sc_out< sc_logic > res_185_V_ap_vld;
    sc_out< sc_logic > res_186_V_ap_vld;
    sc_out< sc_logic > res_187_V_ap_vld;
    sc_out< sc_logic > res_188_V_ap_vld;
    sc_out< sc_logic > res_189_V_ap_vld;
    sc_out< sc_logic > res_190_V_ap_vld;
    sc_out< sc_logic > res_191_V_ap_vld;
    sc_out< sc_logic > res_192_V_ap_vld;
    sc_out< sc_logic > res_193_V_ap_vld;
    sc_out< sc_logic > res_194_V_ap_vld;
    sc_out< sc_logic > res_195_V_ap_vld;
    sc_out< sc_logic > res_196_V_ap_vld;
    sc_out< sc_logic > res_197_V_ap_vld;
    sc_out< sc_logic > res_198_V_ap_vld;
    sc_out< sc_logic > res_199_V_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2(sc_module_name name);
    SC_HAS_PROCESS(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2);

    ~conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2();

    sc_trace_file* mVcdFile;

    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1* conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8* dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7* dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6* dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5* dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4* dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3* dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2* dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1* dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_s* dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0;
    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9* dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0;
    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0* conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0;
    fifo_w10_d2_A* dense_data_1_0_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_1_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_2_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_3_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_4_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_5_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_6_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_7_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_8_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_9_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_10_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_11_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_12_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_13_V_i_channel_U;
    fifo_w10_d2_A* dense_data_1_14_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_0_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_1_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_2_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_3_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_4_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_5_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_6_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_7_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_8_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_9_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_10_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_11_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_12_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_13_V_i_channel_U;
    fifo_w10_d2_A* dense_data_2_14_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_0_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_1_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_2_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_3_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_4_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_5_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_6_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_7_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_8_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_9_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_10_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_11_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_12_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_13_V_i_channel_U;
    fifo_w10_d2_A* dense_data_3_14_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_0_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_1_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_2_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_3_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_4_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_5_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_6_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_7_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_8_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_9_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_10_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_11_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_12_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_13_V_i_channel_U;
    fifo_w10_d2_A* dense_data_4_14_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_0_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_1_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_2_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_3_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_4_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_5_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_6_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_7_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_8_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_9_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_10_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_11_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_12_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_13_V_i_channel_U;
    fifo_w10_d2_A* dense_data_5_14_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_0_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_1_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_2_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_3_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_4_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_5_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_6_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_7_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_8_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_9_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_10_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_11_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_12_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_13_V_i_channel_U;
    fifo_w10_d2_A* dense_data_6_14_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_0_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_1_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_2_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_3_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_4_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_5_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_6_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_7_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_8_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_9_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_10_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_11_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_12_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_13_V_i_channel_U;
    fifo_w10_d2_A* dense_data_7_14_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_0_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_1_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_2_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_3_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_4_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_5_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_6_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_7_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_8_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_9_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_10_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_11_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_12_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_13_V_i_channel_U;
    fifo_w10_d2_A* dense_data_8_14_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_0_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_1_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_2_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_3_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_4_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_5_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_6_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_7_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_8_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_9_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_10_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_11_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_12_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_13_V_i_channel_U;
    fifo_w10_d2_A* dense_data_9_14_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_0_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_1_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_2_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_3_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_4_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_5_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_6_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_7_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_8_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_9_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_10_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_11_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_12_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_13_V_i_channel_U;
    fifo_w10_d2_A* dense_data_10_14_V_i_channel_U;
    fifo_w16_d2_A* dense_res_1_0_i_channel_U;
    fifo_w16_d2_A* dense_res_1_1_i_channel_U;
    fifo_w16_d2_A* dense_res_1_2_i_channel_U;
    fifo_w16_d2_A* dense_res_1_3_i_channel_U;
    fifo_w16_d2_A* dense_res_1_4_i_channel_U;
    fifo_w16_d2_A* dense_res_1_5_i_channel_U;
    fifo_w16_d2_A* dense_res_1_6_i_channel_U;
    fifo_w16_d2_A* dense_res_1_7_i_channel_U;
    fifo_w16_d2_A* dense_res_1_8_i_channel_U;
    fifo_w16_d2_A* dense_res_1_9_i_channel_U;
    fifo_w16_d2_A* dense_res_1_10_i_channel_U;
    fifo_w16_d2_A* dense_res_1_11_i_channel_U;
    fifo_w16_d2_A* dense_res_1_12_i_channel_U;
    fifo_w16_d2_A* dense_res_1_13_i_channel_U;
    fifo_w16_d2_A* dense_res_1_14_i_channel_U;
    fifo_w16_d2_A* dense_res_1_15_i_channel_U;
    fifo_w16_d2_A* dense_res_1_16_i_channel_U;
    fifo_w16_d2_A* dense_res_1_17_i_channel_U;
    fifo_w16_d2_A* dense_res_1_18_i_channel_U;
    fifo_w16_d2_A* dense_res_1_19_i_channel_U;
    fifo_w16_d2_A* dense_res_2_0_i_channel_U;
    fifo_w16_d2_A* dense_res_2_1_i_channel_U;
    fifo_w16_d2_A* dense_res_2_2_i_channel_U;
    fifo_w16_d2_A* dense_res_2_3_i_channel_U;
    fifo_w16_d2_A* dense_res_2_4_i_channel_U;
    fifo_w16_d2_A* dense_res_2_5_i_channel_U;
    fifo_w16_d2_A* dense_res_2_6_i_channel_U;
    fifo_w16_d2_A* dense_res_2_7_i_channel_U;
    fifo_w16_d2_A* dense_res_2_8_i_channel_U;
    fifo_w16_d2_A* dense_res_2_9_i_channel_U;
    fifo_w16_d2_A* dense_res_2_10_i_channel_U;
    fifo_w16_d2_A* dense_res_2_11_i_channel_U;
    fifo_w16_d2_A* dense_res_2_12_i_channel_U;
    fifo_w16_d2_A* dense_res_2_13_i_channel_U;
    fifo_w16_d2_A* dense_res_2_14_i_channel_U;
    fifo_w16_d2_A* dense_res_2_15_i_channel_U;
    fifo_w16_d2_A* dense_res_2_16_i_channel_U;
    fifo_w16_d2_A* dense_res_2_17_i_channel_U;
    fifo_w16_d2_A* dense_res_2_18_i_channel_U;
    fifo_w16_d2_A* dense_res_2_19_i_channel_U;
    fifo_w16_d2_A* dense_res_3_0_i_channel_U;
    fifo_w16_d2_A* dense_res_3_1_i_channel_U;
    fifo_w16_d2_A* dense_res_3_2_i_channel_U;
    fifo_w16_d2_A* dense_res_3_3_i_channel_U;
    fifo_w16_d2_A* dense_res_3_4_i_channel_U;
    fifo_w16_d2_A* dense_res_3_5_i_channel_U;
    fifo_w16_d2_A* dense_res_3_6_i_channel_U;
    fifo_w16_d2_A* dense_res_3_7_i_channel_U;
    fifo_w16_d2_A* dense_res_3_8_i_channel_U;
    fifo_w16_d2_A* dense_res_3_9_i_channel_U;
    fifo_w16_d2_A* dense_res_3_10_i_channel_U;
    fifo_w16_d2_A* dense_res_3_11_i_channel_U;
    fifo_w16_d2_A* dense_res_3_12_i_channel_U;
    fifo_w16_d2_A* dense_res_3_13_i_channel_U;
    fifo_w16_d2_A* dense_res_3_14_i_channel_U;
    fifo_w16_d2_A* dense_res_3_15_i_channel_U;
    fifo_w16_d2_A* dense_res_3_16_i_channel_U;
    fifo_w16_d2_A* dense_res_3_17_i_channel_U;
    fifo_w16_d2_A* dense_res_3_18_i_channel_U;
    fifo_w16_d2_A* dense_res_3_19_i_channel_U;
    fifo_w16_d2_A* dense_res_4_0_i_channel_U;
    fifo_w16_d2_A* dense_res_4_1_i_channel_U;
    fifo_w16_d2_A* dense_res_4_2_i_channel_U;
    fifo_w16_d2_A* dense_res_4_3_i_channel_U;
    fifo_w16_d2_A* dense_res_4_4_i_channel_U;
    fifo_w16_d2_A* dense_res_4_5_i_channel_U;
    fifo_w16_d2_A* dense_res_4_6_i_channel_U;
    fifo_w16_d2_A* dense_res_4_7_i_channel_U;
    fifo_w16_d2_A* dense_res_4_8_i_channel_U;
    fifo_w16_d2_A* dense_res_4_9_i_channel_U;
    fifo_w16_d2_A* dense_res_4_10_i_channel_U;
    fifo_w16_d2_A* dense_res_4_11_i_channel_U;
    fifo_w16_d2_A* dense_res_4_12_i_channel_U;
    fifo_w16_d2_A* dense_res_4_13_i_channel_U;
    fifo_w16_d2_A* dense_res_4_14_i_channel_U;
    fifo_w16_d2_A* dense_res_4_15_i_channel_U;
    fifo_w16_d2_A* dense_res_4_16_i_channel_U;
    fifo_w16_d2_A* dense_res_4_17_i_channel_U;
    fifo_w16_d2_A* dense_res_4_18_i_channel_U;
    fifo_w16_d2_A* dense_res_4_19_i_channel_U;
    fifo_w16_d2_A* dense_res_5_0_i_channel_U;
    fifo_w16_d2_A* dense_res_5_1_i_channel_U;
    fifo_w16_d2_A* dense_res_5_2_i_channel_U;
    fifo_w16_d2_A* dense_res_5_3_i_channel_U;
    fifo_w16_d2_A* dense_res_5_4_i_channel_U;
    fifo_w16_d2_A* dense_res_5_5_i_channel_U;
    fifo_w16_d2_A* dense_res_5_6_i_channel_U;
    fifo_w16_d2_A* dense_res_5_7_i_channel_U;
    fifo_w16_d2_A* dense_res_5_8_i_channel_U;
    fifo_w16_d2_A* dense_res_5_9_i_channel_U;
    fifo_w16_d2_A* dense_res_5_10_i_channel_U;
    fifo_w16_d2_A* dense_res_5_11_i_channel_U;
    fifo_w16_d2_A* dense_res_5_12_i_channel_U;
    fifo_w16_d2_A* dense_res_5_13_i_channel_U;
    fifo_w16_d2_A* dense_res_5_14_i_channel_U;
    fifo_w16_d2_A* dense_res_5_15_i_channel_U;
    fifo_w16_d2_A* dense_res_5_16_i_channel_U;
    fifo_w16_d2_A* dense_res_5_17_i_channel_U;
    fifo_w16_d2_A* dense_res_5_18_i_channel_U;
    fifo_w16_d2_A* dense_res_5_19_i_channel_U;
    fifo_w16_d2_A* dense_res_6_0_i_channel_U;
    fifo_w16_d2_A* dense_res_6_1_i_channel_U;
    fifo_w16_d2_A* dense_res_6_2_i_channel_U;
    fifo_w16_d2_A* dense_res_6_3_i_channel_U;
    fifo_w16_d2_A* dense_res_6_4_i_channel_U;
    fifo_w16_d2_A* dense_res_6_5_i_channel_U;
    fifo_w16_d2_A* dense_res_6_6_i_channel_U;
    fifo_w16_d2_A* dense_res_6_7_i_channel_U;
    fifo_w16_d2_A* dense_res_6_8_i_channel_U;
    fifo_w16_d2_A* dense_res_6_9_i_channel_U;
    fifo_w16_d2_A* dense_res_6_10_i_channel_U;
    fifo_w16_d2_A* dense_res_6_11_i_channel_U;
    fifo_w16_d2_A* dense_res_6_12_i_channel_U;
    fifo_w16_d2_A* dense_res_6_13_i_channel_U;
    fifo_w16_d2_A* dense_res_6_14_i_channel_U;
    fifo_w16_d2_A* dense_res_6_15_i_channel_U;
    fifo_w16_d2_A* dense_res_6_16_i_channel_U;
    fifo_w16_d2_A* dense_res_6_17_i_channel_U;
    fifo_w16_d2_A* dense_res_6_18_i_channel_U;
    fifo_w16_d2_A* dense_res_6_19_i_channel_U;
    fifo_w16_d2_A* dense_res_7_0_i_channel_U;
    fifo_w16_d2_A* dense_res_7_1_i_channel_U;
    fifo_w16_d2_A* dense_res_7_2_i_channel_U;
    fifo_w16_d2_A* dense_res_7_3_i_channel_U;
    fifo_w16_d2_A* dense_res_7_4_i_channel_U;
    fifo_w16_d2_A* dense_res_7_5_i_channel_U;
    fifo_w16_d2_A* dense_res_7_6_i_channel_U;
    fifo_w16_d2_A* dense_res_7_7_i_channel_U;
    fifo_w16_d2_A* dense_res_7_8_i_channel_U;
    fifo_w16_d2_A* dense_res_7_9_i_channel_U;
    fifo_w16_d2_A* dense_res_7_10_i_channel_U;
    fifo_w16_d2_A* dense_res_7_11_i_channel_U;
    fifo_w16_d2_A* dense_res_7_12_i_channel_U;
    fifo_w16_d2_A* dense_res_7_13_i_channel_U;
    fifo_w16_d2_A* dense_res_7_14_i_channel_U;
    fifo_w16_d2_A* dense_res_7_15_i_channel_U;
    fifo_w16_d2_A* dense_res_7_16_i_channel_U;
    fifo_w16_d2_A* dense_res_7_17_i_channel_U;
    fifo_w16_d2_A* dense_res_7_18_i_channel_U;
    fifo_w16_d2_A* dense_res_7_19_i_channel_U;
    fifo_w16_d2_A* dense_res_8_0_i_channel_U;
    fifo_w16_d2_A* dense_res_8_1_i_channel_U;
    fifo_w16_d2_A* dense_res_8_2_i_channel_U;
    fifo_w16_d2_A* dense_res_8_3_i_channel_U;
    fifo_w16_d2_A* dense_res_8_4_i_channel_U;
    fifo_w16_d2_A* dense_res_8_5_i_channel_U;
    fifo_w16_d2_A* dense_res_8_6_i_channel_U;
    fifo_w16_d2_A* dense_res_8_7_i_channel_U;
    fifo_w16_d2_A* dense_res_8_8_i_channel_U;
    fifo_w16_d2_A* dense_res_8_9_i_channel_U;
    fifo_w16_d2_A* dense_res_8_10_i_channel_U;
    fifo_w16_d2_A* dense_res_8_11_i_channel_U;
    fifo_w16_d2_A* dense_res_8_12_i_channel_U;
    fifo_w16_d2_A* dense_res_8_13_i_channel_U;
    fifo_w16_d2_A* dense_res_8_14_i_channel_U;
    fifo_w16_d2_A* dense_res_8_15_i_channel_U;
    fifo_w16_d2_A* dense_res_8_16_i_channel_U;
    fifo_w16_d2_A* dense_res_8_17_i_channel_U;
    fifo_w16_d2_A* dense_res_8_18_i_channel_U;
    fifo_w16_d2_A* dense_res_8_19_i_channel_U;
    fifo_w16_d2_A* dense_res_9_0_i_channel_U;
    fifo_w16_d2_A* dense_res_9_1_i_channel_U;
    fifo_w16_d2_A* dense_res_9_2_i_channel_U;
    fifo_w16_d2_A* dense_res_9_3_i_channel_U;
    fifo_w16_d2_A* dense_res_9_4_i_channel_U;
    fifo_w16_d2_A* dense_res_9_5_i_channel_U;
    fifo_w16_d2_A* dense_res_9_6_i_channel_U;
    fifo_w16_d2_A* dense_res_9_7_i_channel_U;
    fifo_w16_d2_A* dense_res_9_8_i_channel_U;
    fifo_w16_d2_A* dense_res_9_9_i_channel_U;
    fifo_w16_d2_A* dense_res_9_10_i_channel_U;
    fifo_w16_d2_A* dense_res_9_11_i_channel_U;
    fifo_w16_d2_A* dense_res_9_12_i_channel_U;
    fifo_w16_d2_A* dense_res_9_13_i_channel_U;
    fifo_w16_d2_A* dense_res_9_14_i_channel_U;
    fifo_w16_d2_A* dense_res_9_15_i_channel_U;
    fifo_w16_d2_A* dense_res_9_16_i_channel_U;
    fifo_w16_d2_A* dense_res_9_17_i_channel_U;
    fifo_w16_d2_A* dense_res_9_18_i_channel_U;
    fifo_w16_d2_A* dense_res_9_19_i_channel_U;
    fifo_w16_d2_A* dense_res_10_0_i_channel_U;
    fifo_w16_d2_A* dense_res_10_1_i_channel_U;
    fifo_w16_d2_A* dense_res_10_2_i_channel_U;
    fifo_w16_d2_A* dense_res_10_3_i_channel_U;
    fifo_w16_d2_A* dense_res_10_4_i_channel_U;
    fifo_w16_d2_A* dense_res_10_5_i_channel_U;
    fifo_w16_d2_A* dense_res_10_6_i_channel_U;
    fifo_w16_d2_A* dense_res_10_7_i_channel_U;
    fifo_w16_d2_A* dense_res_10_8_i_channel_U;
    fifo_w16_d2_A* dense_res_10_9_i_channel_U;
    fifo_w16_d2_A* dense_res_10_10_i_channel_U;
    fifo_w16_d2_A* dense_res_10_11_i_channel_U;
    fifo_w16_d2_A* dense_res_10_12_i_channel_U;
    fifo_w16_d2_A* dense_res_10_13_i_channel_U;
    fifo_w16_d2_A* dense_res_10_14_i_channel_U;
    fifo_w16_d2_A* dense_res_10_15_i_channel_U;
    fifo_w16_d2_A* dense_res_10_16_i_channel_U;
    fifo_w16_d2_A* dense_res_10_17_i_channel_U;
    fifo_w16_d2_A* dense_res_10_18_i_channel_U;
    fifo_w16_d2_A* dense_res_10_19_i_channel_U;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_start;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_idle;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_ready;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V_ap_vld;
    sc_signal< sc_lv<10> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V_ap_vld;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_data_V_read;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_14_V_i_channel;
    sc_signal< sc_logic > dense_data_10_14_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_14_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_14_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_13_V_i_channel;
    sc_signal< sc_logic > dense_data_10_13_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_13_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_13_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_12_V_i_channel;
    sc_signal< sc_logic > dense_data_10_12_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_12_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_12_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_11_V_i_channel;
    sc_signal< sc_logic > dense_data_10_11_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_11_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_11_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_10_V_i_channel;
    sc_signal< sc_logic > dense_data_10_10_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_10_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_10_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_9_V_i_channel;
    sc_signal< sc_logic > dense_data_10_9_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_9_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_9_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_8_V_i_channel;
    sc_signal< sc_logic > dense_data_10_8_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_8_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_8_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_7_V_i_channel;
    sc_signal< sc_logic > dense_data_10_7_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_7_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_7_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_6_V_i_channel;
    sc_signal< sc_logic > dense_data_10_6_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_6_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_6_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_5_V_i_channel;
    sc_signal< sc_logic > dense_data_10_5_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_5_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_5_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_4_V_i_channel;
    sc_signal< sc_logic > dense_data_10_4_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_4_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_4_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_3_V_i_channel;
    sc_signal< sc_logic > dense_data_10_3_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_3_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_3_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_2_V_i_channel;
    sc_signal< sc_logic > dense_data_10_2_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_2_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_2_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_1_V_i_channel;
    sc_signal< sc_logic > dense_data_10_1_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_1_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_1_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_10_0_V_i_channel;
    sc_signal< sc_logic > dense_data_10_0_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_10_0_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_10_0_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_14_V_i_channel;
    sc_signal< sc_logic > dense_data_9_14_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_14_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_14_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_13_V_i_channel;
    sc_signal< sc_logic > dense_data_9_13_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_13_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_13_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_12_V_i_channel;
    sc_signal< sc_logic > dense_data_9_12_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_12_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_12_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_11_V_i_channel;
    sc_signal< sc_logic > dense_data_9_11_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_11_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_11_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_10_V_i_channel;
    sc_signal< sc_logic > dense_data_9_10_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_10_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_10_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_9_V_i_channel;
    sc_signal< sc_logic > dense_data_9_9_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_9_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_9_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_8_V_i_channel;
    sc_signal< sc_logic > dense_data_9_8_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_8_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_8_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_7_V_i_channel;
    sc_signal< sc_logic > dense_data_9_7_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_7_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_7_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_6_V_i_channel;
    sc_signal< sc_logic > dense_data_9_6_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_6_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_6_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_5_V_i_channel;
    sc_signal< sc_logic > dense_data_9_5_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_5_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_5_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_4_V_i_channel;
    sc_signal< sc_logic > dense_data_9_4_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_4_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_4_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_3_V_i_channel;
    sc_signal< sc_logic > dense_data_9_3_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_3_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_3_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_2_V_i_channel;
    sc_signal< sc_logic > dense_data_9_2_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_2_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_2_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_1_V_i_channel;
    sc_signal< sc_logic > dense_data_9_1_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_1_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_1_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_9_0_V_i_channel;
    sc_signal< sc_logic > dense_data_9_0_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_9_0_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_9_0_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_14_V_i_channel;
    sc_signal< sc_logic > dense_data_8_14_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_14_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_14_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_13_V_i_channel;
    sc_signal< sc_logic > dense_data_8_13_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_13_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_13_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_12_V_i_channel;
    sc_signal< sc_logic > dense_data_8_12_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_12_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_12_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_11_V_i_channel;
    sc_signal< sc_logic > dense_data_8_11_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_11_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_11_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_10_V_i_channel;
    sc_signal< sc_logic > dense_data_8_10_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_10_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_10_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_9_V_i_channel;
    sc_signal< sc_logic > dense_data_8_9_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_9_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_9_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_8_V_i_channel;
    sc_signal< sc_logic > dense_data_8_8_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_8_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_8_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_7_V_i_channel;
    sc_signal< sc_logic > dense_data_8_7_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_7_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_7_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_6_V_i_channel;
    sc_signal< sc_logic > dense_data_8_6_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_6_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_6_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_5_V_i_channel;
    sc_signal< sc_logic > dense_data_8_5_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_5_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_5_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_4_V_i_channel;
    sc_signal< sc_logic > dense_data_8_4_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_4_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_4_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_3_V_i_channel;
    sc_signal< sc_logic > dense_data_8_3_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_3_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_3_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_2_V_i_channel;
    sc_signal< sc_logic > dense_data_8_2_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_2_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_2_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_1_V_i_channel;
    sc_signal< sc_logic > dense_data_8_1_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_1_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_1_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_8_0_V_i_channel;
    sc_signal< sc_logic > dense_data_8_0_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_8_0_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_8_0_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_14_V_i_channel;
    sc_signal< sc_logic > dense_data_7_14_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_14_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_14_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_13_V_i_channel;
    sc_signal< sc_logic > dense_data_7_13_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_13_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_13_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_12_V_i_channel;
    sc_signal< sc_logic > dense_data_7_12_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_12_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_12_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_11_V_i_channel;
    sc_signal< sc_logic > dense_data_7_11_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_11_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_11_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_10_V_i_channel;
    sc_signal< sc_logic > dense_data_7_10_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_10_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_10_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_9_V_i_channel;
    sc_signal< sc_logic > dense_data_7_9_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_9_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_9_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_8_V_i_channel;
    sc_signal< sc_logic > dense_data_7_8_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_8_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_8_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_7_V_i_channel;
    sc_signal< sc_logic > dense_data_7_7_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_7_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_7_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_6_V_i_channel;
    sc_signal< sc_logic > dense_data_7_6_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_6_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_6_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_5_V_i_channel;
    sc_signal< sc_logic > dense_data_7_5_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_5_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_5_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_4_V_i_channel;
    sc_signal< sc_logic > dense_data_7_4_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_4_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_4_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_3_V_i_channel;
    sc_signal< sc_logic > dense_data_7_3_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_3_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_3_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_2_V_i_channel;
    sc_signal< sc_logic > dense_data_7_2_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_2_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_2_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_1_V_i_channel;
    sc_signal< sc_logic > dense_data_7_1_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_1_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_1_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_7_0_V_i_channel;
    sc_signal< sc_logic > dense_data_7_0_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_7_0_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_7_0_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_14_V_i_channel;
    sc_signal< sc_logic > dense_data_6_14_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_14_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_14_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_13_V_i_channel;
    sc_signal< sc_logic > dense_data_6_13_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_13_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_13_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_12_V_i_channel;
    sc_signal< sc_logic > dense_data_6_12_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_12_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_12_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_11_V_i_channel;
    sc_signal< sc_logic > dense_data_6_11_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_11_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_11_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_10_V_i_channel;
    sc_signal< sc_logic > dense_data_6_10_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_10_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_10_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_9_V_i_channel;
    sc_signal< sc_logic > dense_data_6_9_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_9_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_9_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_8_V_i_channel;
    sc_signal< sc_logic > dense_data_6_8_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_8_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_8_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_7_V_i_channel;
    sc_signal< sc_logic > dense_data_6_7_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_7_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_7_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_6_V_i_channel;
    sc_signal< sc_logic > dense_data_6_6_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_6_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_6_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_5_V_i_channel;
    sc_signal< sc_logic > dense_data_6_5_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_5_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_5_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_4_V_i_channel;
    sc_signal< sc_logic > dense_data_6_4_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_4_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_4_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_3_V_i_channel;
    sc_signal< sc_logic > dense_data_6_3_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_3_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_3_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_2_V_i_channel;
    sc_signal< sc_logic > dense_data_6_2_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_2_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_2_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_1_V_i_channel;
    sc_signal< sc_logic > dense_data_6_1_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_1_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_1_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_6_0_V_i_channel;
    sc_signal< sc_logic > dense_data_6_0_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_6_0_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_6_0_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_14_V_i_channel;
    sc_signal< sc_logic > dense_data_5_14_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_14_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_14_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_13_V_i_channel;
    sc_signal< sc_logic > dense_data_5_13_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_13_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_13_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_12_V_i_channel;
    sc_signal< sc_logic > dense_data_5_12_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_12_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_12_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_11_V_i_channel;
    sc_signal< sc_logic > dense_data_5_11_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_11_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_11_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_10_V_i_channel;
    sc_signal< sc_logic > dense_data_5_10_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_10_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_10_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_9_V_i_channel;
    sc_signal< sc_logic > dense_data_5_9_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_9_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_9_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_8_V_i_channel;
    sc_signal< sc_logic > dense_data_5_8_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_8_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_8_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_7_V_i_channel;
    sc_signal< sc_logic > dense_data_5_7_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_7_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_7_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_6_V_i_channel;
    sc_signal< sc_logic > dense_data_5_6_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_6_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_6_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_5_V_i_channel;
    sc_signal< sc_logic > dense_data_5_5_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_5_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_5_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_4_V_i_channel;
    sc_signal< sc_logic > dense_data_5_4_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_4_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_4_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_3_V_i_channel;
    sc_signal< sc_logic > dense_data_5_3_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_3_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_3_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_2_V_i_channel;
    sc_signal< sc_logic > dense_data_5_2_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_2_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_2_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_1_V_i_channel;
    sc_signal< sc_logic > dense_data_5_1_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_1_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_1_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_5_0_V_i_channel;
    sc_signal< sc_logic > dense_data_5_0_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_5_0_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_5_0_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_14_V_i_channel;
    sc_signal< sc_logic > dense_data_4_14_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_14_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_14_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_13_V_i_channel;
    sc_signal< sc_logic > dense_data_4_13_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_13_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_13_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_12_V_i_channel;
    sc_signal< sc_logic > dense_data_4_12_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_12_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_12_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_11_V_i_channel;
    sc_signal< sc_logic > dense_data_4_11_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_11_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_11_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_10_V_i_channel;
    sc_signal< sc_logic > dense_data_4_10_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_10_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_10_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_9_V_i_channel;
    sc_signal< sc_logic > dense_data_4_9_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_9_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_9_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_8_V_i_channel;
    sc_signal< sc_logic > dense_data_4_8_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_8_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_8_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_7_V_i_channel;
    sc_signal< sc_logic > dense_data_4_7_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_7_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_7_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_6_V_i_channel;
    sc_signal< sc_logic > dense_data_4_6_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_6_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_6_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_5_V_i_channel;
    sc_signal< sc_logic > dense_data_4_5_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_5_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_5_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_4_V_i_channel;
    sc_signal< sc_logic > dense_data_4_4_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_4_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_4_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_3_V_i_channel;
    sc_signal< sc_logic > dense_data_4_3_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_3_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_3_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_2_V_i_channel;
    sc_signal< sc_logic > dense_data_4_2_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_2_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_2_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_1_V_i_channel;
    sc_signal< sc_logic > dense_data_4_1_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_1_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_1_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_4_0_V_i_channel;
    sc_signal< sc_logic > dense_data_4_0_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_4_0_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_4_0_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_14_V_i_channel;
    sc_signal< sc_logic > dense_data_3_14_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_14_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_14_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_13_V_i_channel;
    sc_signal< sc_logic > dense_data_3_13_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_13_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_13_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_12_V_i_channel;
    sc_signal< sc_logic > dense_data_3_12_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_12_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_12_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_11_V_i_channel;
    sc_signal< sc_logic > dense_data_3_11_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_11_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_11_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_10_V_i_channel;
    sc_signal< sc_logic > dense_data_3_10_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_10_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_10_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_9_V_i_channel;
    sc_signal< sc_logic > dense_data_3_9_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_9_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_9_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_8_V_i_channel;
    sc_signal< sc_logic > dense_data_3_8_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_8_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_8_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_7_V_i_channel;
    sc_signal< sc_logic > dense_data_3_7_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_7_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_7_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_6_V_i_channel;
    sc_signal< sc_logic > dense_data_3_6_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_6_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_6_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_5_V_i_channel;
    sc_signal< sc_logic > dense_data_3_5_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_5_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_5_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_4_V_i_channel;
    sc_signal< sc_logic > dense_data_3_4_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_4_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_4_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_3_V_i_channel;
    sc_signal< sc_logic > dense_data_3_3_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_3_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_3_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_2_V_i_channel;
    sc_signal< sc_logic > dense_data_3_2_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_2_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_2_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_1_V_i_channel;
    sc_signal< sc_logic > dense_data_3_1_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_1_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_1_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_3_0_V_i_channel;
    sc_signal< sc_logic > dense_data_3_0_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_3_0_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_3_0_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_14_V_i_channel;
    sc_signal< sc_logic > dense_data_2_14_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_14_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_14_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_13_V_i_channel;
    sc_signal< sc_logic > dense_data_2_13_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_13_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_13_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_12_V_i_channel;
    sc_signal< sc_logic > dense_data_2_12_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_12_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_12_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_11_V_i_channel;
    sc_signal< sc_logic > dense_data_2_11_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_11_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_11_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_10_V_i_channel;
    sc_signal< sc_logic > dense_data_2_10_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_10_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_10_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_9_V_i_channel;
    sc_signal< sc_logic > dense_data_2_9_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_9_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_9_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_8_V_i_channel;
    sc_signal< sc_logic > dense_data_2_8_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_8_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_8_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_7_V_i_channel;
    sc_signal< sc_logic > dense_data_2_7_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_7_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_7_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_6_V_i_channel;
    sc_signal< sc_logic > dense_data_2_6_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_6_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_6_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_5_V_i_channel;
    sc_signal< sc_logic > dense_data_2_5_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_5_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_5_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_4_V_i_channel;
    sc_signal< sc_logic > dense_data_2_4_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_4_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_4_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_3_V_i_channel;
    sc_signal< sc_logic > dense_data_2_3_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_3_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_3_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_2_V_i_channel;
    sc_signal< sc_logic > dense_data_2_2_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_2_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_2_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_1_V_i_channel;
    sc_signal< sc_logic > dense_data_2_1_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_1_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_1_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_2_0_V_i_channel;
    sc_signal< sc_logic > dense_data_2_0_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_2_0_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_2_0_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_14_V_i_channel;
    sc_signal< sc_logic > dense_data_1_14_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_14_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_14_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_13_V_i_channel;
    sc_signal< sc_logic > dense_data_1_13_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_13_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_13_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_12_V_i_channel;
    sc_signal< sc_logic > dense_data_1_12_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_12_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_12_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_11_V_i_channel;
    sc_signal< sc_logic > dense_data_1_11_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_11_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_11_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_10_V_i_channel;
    sc_signal< sc_logic > dense_data_1_10_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_10_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_10_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_9_V_i_channel;
    sc_signal< sc_logic > dense_data_1_9_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_9_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_9_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_8_V_i_channel;
    sc_signal< sc_logic > dense_data_1_8_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_8_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_8_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_7_V_i_channel;
    sc_signal< sc_logic > dense_data_1_7_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_7_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_7_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_6_V_i_channel;
    sc_signal< sc_logic > dense_data_1_6_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_6_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_6_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_5_V_i_channel;
    sc_signal< sc_logic > dense_data_1_5_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_5_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_5_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_4_V_i_channel;
    sc_signal< sc_logic > dense_data_1_4_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_4_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_4_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_3_V_i_channel;
    sc_signal< sc_logic > dense_data_1_3_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_3_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_3_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_2_V_i_channel;
    sc_signal< sc_logic > dense_data_1_2_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_2_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_2_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_1_V_i_channel;
    sc_signal< sc_logic > dense_data_1_1_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_1_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_1_V_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_data_1_0_V_i_channel;
    sc_signal< sc_logic > dense_data_1_0_V_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_data_1_0_V_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_data_1_0_V_i_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_4;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_5;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_6;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_7;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_8;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_9;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_10;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_11;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_12;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_13;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_14;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_15;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_16;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_17;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_18;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_19;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_19_i_channel;
    sc_signal< sc_logic > dense_res_1_19_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_19_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_19_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_18_i_channel;
    sc_signal< sc_logic > dense_res_1_18_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_18_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_18_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_17_i_channel;
    sc_signal< sc_logic > dense_res_1_17_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_17_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_17_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_16_i_channel;
    sc_signal< sc_logic > dense_res_1_16_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_16_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_16_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_15_i_channel;
    sc_signal< sc_logic > dense_res_1_15_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_15_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_15_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_14_i_channel;
    sc_signal< sc_logic > dense_res_1_14_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_14_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_14_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_13_i_channel;
    sc_signal< sc_logic > dense_res_1_13_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_13_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_13_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_12_i_channel;
    sc_signal< sc_logic > dense_res_1_12_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_12_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_12_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_11_i_channel;
    sc_signal< sc_logic > dense_res_1_11_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_11_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_11_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_10_i_channel;
    sc_signal< sc_logic > dense_res_1_10_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_10_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_10_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_9_i_channel;
    sc_signal< sc_logic > dense_res_1_9_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_9_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_9_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_8_i_channel;
    sc_signal< sc_logic > dense_res_1_8_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_8_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_8_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_7_i_channel;
    sc_signal< sc_logic > dense_res_1_7_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_7_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_7_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_6_i_channel;
    sc_signal< sc_logic > dense_res_1_6_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_6_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_6_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_5_i_channel;
    sc_signal< sc_logic > dense_res_1_5_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_5_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_5_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_4_i_channel;
    sc_signal< sc_logic > dense_res_1_4_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_4_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_4_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_3_i_channel;
    sc_signal< sc_logic > dense_res_1_3_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_3_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_3_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_2_i_channel;
    sc_signal< sc_logic > dense_res_1_2_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_2_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_2_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_1_i_channel;
    sc_signal< sc_logic > dense_res_1_1_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_1_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_1_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_1_0_i_channel;
    sc_signal< sc_logic > dense_res_1_0_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_1_0_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_1_0_i_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_4;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_5;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_6;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_7;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_8;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_9;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_10;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_11;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_12;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_13;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_14;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_15;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_16;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_17;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_18;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_19;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_19_i_channel;
    sc_signal< sc_logic > dense_res_2_19_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_19_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_19_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_18_i_channel;
    sc_signal< sc_logic > dense_res_2_18_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_18_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_18_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_17_i_channel;
    sc_signal< sc_logic > dense_res_2_17_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_17_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_17_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_16_i_channel;
    sc_signal< sc_logic > dense_res_2_16_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_16_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_16_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_15_i_channel;
    sc_signal< sc_logic > dense_res_2_15_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_15_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_15_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_14_i_channel;
    sc_signal< sc_logic > dense_res_2_14_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_14_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_14_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_13_i_channel;
    sc_signal< sc_logic > dense_res_2_13_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_13_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_13_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_12_i_channel;
    sc_signal< sc_logic > dense_res_2_12_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_12_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_12_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_11_i_channel;
    sc_signal< sc_logic > dense_res_2_11_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_11_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_11_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_10_i_channel;
    sc_signal< sc_logic > dense_res_2_10_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_10_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_10_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_9_i_channel;
    sc_signal< sc_logic > dense_res_2_9_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_9_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_9_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_8_i_channel;
    sc_signal< sc_logic > dense_res_2_8_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_8_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_8_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_7_i_channel;
    sc_signal< sc_logic > dense_res_2_7_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_7_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_7_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_6_i_channel;
    sc_signal< sc_logic > dense_res_2_6_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_6_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_6_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_5_i_channel;
    sc_signal< sc_logic > dense_res_2_5_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_5_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_5_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_4_i_channel;
    sc_signal< sc_logic > dense_res_2_4_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_4_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_4_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_3_i_channel;
    sc_signal< sc_logic > dense_res_2_3_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_3_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_3_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_2_i_channel;
    sc_signal< sc_logic > dense_res_2_2_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_2_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_2_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_1_i_channel;
    sc_signal< sc_logic > dense_res_2_1_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_1_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_1_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_2_0_i_channel;
    sc_signal< sc_logic > dense_res_2_0_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_2_0_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_2_0_i_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_4;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_5;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_6;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_7;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_8;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_9;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_10;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_11;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_12;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_13;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_14;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_15;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_16;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_17;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_18;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_19;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_19_i_channel;
    sc_signal< sc_logic > dense_res_3_19_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_19_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_19_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_18_i_channel;
    sc_signal< sc_logic > dense_res_3_18_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_18_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_18_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_17_i_channel;
    sc_signal< sc_logic > dense_res_3_17_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_17_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_17_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_16_i_channel;
    sc_signal< sc_logic > dense_res_3_16_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_16_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_16_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_15_i_channel;
    sc_signal< sc_logic > dense_res_3_15_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_15_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_15_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_14_i_channel;
    sc_signal< sc_logic > dense_res_3_14_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_14_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_14_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_13_i_channel;
    sc_signal< sc_logic > dense_res_3_13_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_13_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_13_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_12_i_channel;
    sc_signal< sc_logic > dense_res_3_12_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_12_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_12_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_11_i_channel;
    sc_signal< sc_logic > dense_res_3_11_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_11_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_11_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_10_i_channel;
    sc_signal< sc_logic > dense_res_3_10_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_10_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_10_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_9_i_channel;
    sc_signal< sc_logic > dense_res_3_9_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_9_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_9_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_8_i_channel;
    sc_signal< sc_logic > dense_res_3_8_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_8_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_8_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_7_i_channel;
    sc_signal< sc_logic > dense_res_3_7_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_7_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_7_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_6_i_channel;
    sc_signal< sc_logic > dense_res_3_6_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_6_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_6_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_5_i_channel;
    sc_signal< sc_logic > dense_res_3_5_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_5_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_5_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_4_i_channel;
    sc_signal< sc_logic > dense_res_3_4_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_4_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_4_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_3_i_channel;
    sc_signal< sc_logic > dense_res_3_3_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_3_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_3_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_2_i_channel;
    sc_signal< sc_logic > dense_res_3_2_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_2_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_2_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_1_i_channel;
    sc_signal< sc_logic > dense_res_3_1_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_1_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_1_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_3_0_i_channel;
    sc_signal< sc_logic > dense_res_3_0_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_3_0_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_3_0_i_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_4;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_5;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_6;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_7;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_8;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_9;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_10;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_11;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_12;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_13;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_14;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_15;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_16;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_17;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_18;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_19;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_19_i_channel;
    sc_signal< sc_logic > dense_res_4_19_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_19_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_19_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_18_i_channel;
    sc_signal< sc_logic > dense_res_4_18_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_18_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_18_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_17_i_channel;
    sc_signal< sc_logic > dense_res_4_17_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_17_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_17_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_16_i_channel;
    sc_signal< sc_logic > dense_res_4_16_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_16_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_16_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_15_i_channel;
    sc_signal< sc_logic > dense_res_4_15_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_15_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_15_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_14_i_channel;
    sc_signal< sc_logic > dense_res_4_14_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_14_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_14_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_13_i_channel;
    sc_signal< sc_logic > dense_res_4_13_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_13_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_13_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_12_i_channel;
    sc_signal< sc_logic > dense_res_4_12_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_12_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_12_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_11_i_channel;
    sc_signal< sc_logic > dense_res_4_11_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_11_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_11_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_10_i_channel;
    sc_signal< sc_logic > dense_res_4_10_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_10_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_10_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_9_i_channel;
    sc_signal< sc_logic > dense_res_4_9_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_9_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_9_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_8_i_channel;
    sc_signal< sc_logic > dense_res_4_8_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_8_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_8_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_7_i_channel;
    sc_signal< sc_logic > dense_res_4_7_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_7_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_7_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_6_i_channel;
    sc_signal< sc_logic > dense_res_4_6_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_6_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_6_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_5_i_channel;
    sc_signal< sc_logic > dense_res_4_5_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_5_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_5_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_4_i_channel;
    sc_signal< sc_logic > dense_res_4_4_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_4_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_4_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_3_i_channel;
    sc_signal< sc_logic > dense_res_4_3_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_3_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_3_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_2_i_channel;
    sc_signal< sc_logic > dense_res_4_2_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_2_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_2_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_1_i_channel;
    sc_signal< sc_logic > dense_res_4_1_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_1_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_1_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_4_0_i_channel;
    sc_signal< sc_logic > dense_res_4_0_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_4_0_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_4_0_i_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_4;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_5;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_6;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_7;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_8;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_9;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_10;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_11;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_12;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_13;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_14;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_15;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_16;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_17;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_18;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_19;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_19_i_channel;
    sc_signal< sc_logic > dense_res_5_19_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_19_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_19_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_18_i_channel;
    sc_signal< sc_logic > dense_res_5_18_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_18_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_18_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_17_i_channel;
    sc_signal< sc_logic > dense_res_5_17_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_17_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_17_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_16_i_channel;
    sc_signal< sc_logic > dense_res_5_16_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_16_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_16_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_15_i_channel;
    sc_signal< sc_logic > dense_res_5_15_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_15_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_15_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_14_i_channel;
    sc_signal< sc_logic > dense_res_5_14_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_14_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_14_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_13_i_channel;
    sc_signal< sc_logic > dense_res_5_13_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_13_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_13_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_12_i_channel;
    sc_signal< sc_logic > dense_res_5_12_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_12_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_12_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_11_i_channel;
    sc_signal< sc_logic > dense_res_5_11_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_11_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_11_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_10_i_channel;
    sc_signal< sc_logic > dense_res_5_10_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_10_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_10_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_9_i_channel;
    sc_signal< sc_logic > dense_res_5_9_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_9_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_9_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_8_i_channel;
    sc_signal< sc_logic > dense_res_5_8_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_8_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_8_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_7_i_channel;
    sc_signal< sc_logic > dense_res_5_7_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_7_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_7_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_6_i_channel;
    sc_signal< sc_logic > dense_res_5_6_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_6_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_6_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_5_i_channel;
    sc_signal< sc_logic > dense_res_5_5_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_5_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_5_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_4_i_channel;
    sc_signal< sc_logic > dense_res_5_4_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_4_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_4_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_3_i_channel;
    sc_signal< sc_logic > dense_res_5_3_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_3_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_3_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_2_i_channel;
    sc_signal< sc_logic > dense_res_5_2_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_2_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_2_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_1_i_channel;
    sc_signal< sc_logic > dense_res_5_1_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_1_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_1_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_5_0_i_channel;
    sc_signal< sc_logic > dense_res_5_0_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_5_0_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_5_0_i_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_4;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_5;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_6;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_7;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_8;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_9;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_10;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_11;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_12;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_13;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_14;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_15;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_16;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_17;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_18;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_19;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_19_i_channel;
    sc_signal< sc_logic > dense_res_6_19_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_19_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_19_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_18_i_channel;
    sc_signal< sc_logic > dense_res_6_18_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_18_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_18_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_17_i_channel;
    sc_signal< sc_logic > dense_res_6_17_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_17_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_17_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_16_i_channel;
    sc_signal< sc_logic > dense_res_6_16_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_16_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_16_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_15_i_channel;
    sc_signal< sc_logic > dense_res_6_15_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_15_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_15_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_14_i_channel;
    sc_signal< sc_logic > dense_res_6_14_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_14_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_14_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_13_i_channel;
    sc_signal< sc_logic > dense_res_6_13_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_13_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_13_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_12_i_channel;
    sc_signal< sc_logic > dense_res_6_12_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_12_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_12_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_11_i_channel;
    sc_signal< sc_logic > dense_res_6_11_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_11_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_11_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_10_i_channel;
    sc_signal< sc_logic > dense_res_6_10_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_10_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_10_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_9_i_channel;
    sc_signal< sc_logic > dense_res_6_9_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_9_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_9_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_8_i_channel;
    sc_signal< sc_logic > dense_res_6_8_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_8_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_8_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_7_i_channel;
    sc_signal< sc_logic > dense_res_6_7_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_7_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_7_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_6_i_channel;
    sc_signal< sc_logic > dense_res_6_6_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_6_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_6_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_5_i_channel;
    sc_signal< sc_logic > dense_res_6_5_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_5_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_5_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_4_i_channel;
    sc_signal< sc_logic > dense_res_6_4_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_4_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_4_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_3_i_channel;
    sc_signal< sc_logic > dense_res_6_3_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_3_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_3_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_2_i_channel;
    sc_signal< sc_logic > dense_res_6_2_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_2_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_2_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_1_i_channel;
    sc_signal< sc_logic > dense_res_6_1_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_1_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_1_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_6_0_i_channel;
    sc_signal< sc_logic > dense_res_6_0_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_6_0_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_6_0_i_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_4;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_5;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_6;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_7;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_8;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_9;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_10;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_11;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_12;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_13;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_14;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_15;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_16;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_17;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_18;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_19;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_19_i_channel;
    sc_signal< sc_logic > dense_res_7_19_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_19_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_19_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_18_i_channel;
    sc_signal< sc_logic > dense_res_7_18_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_18_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_18_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_17_i_channel;
    sc_signal< sc_logic > dense_res_7_17_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_17_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_17_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_16_i_channel;
    sc_signal< sc_logic > dense_res_7_16_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_16_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_16_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_15_i_channel;
    sc_signal< sc_logic > dense_res_7_15_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_15_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_15_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_14_i_channel;
    sc_signal< sc_logic > dense_res_7_14_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_14_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_14_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_13_i_channel;
    sc_signal< sc_logic > dense_res_7_13_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_13_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_13_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_12_i_channel;
    sc_signal< sc_logic > dense_res_7_12_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_12_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_12_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_11_i_channel;
    sc_signal< sc_logic > dense_res_7_11_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_11_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_11_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_10_i_channel;
    sc_signal< sc_logic > dense_res_7_10_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_10_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_10_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_9_i_channel;
    sc_signal< sc_logic > dense_res_7_9_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_9_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_9_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_8_i_channel;
    sc_signal< sc_logic > dense_res_7_8_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_8_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_8_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_7_i_channel;
    sc_signal< sc_logic > dense_res_7_7_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_7_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_7_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_6_i_channel;
    sc_signal< sc_logic > dense_res_7_6_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_6_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_6_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_5_i_channel;
    sc_signal< sc_logic > dense_res_7_5_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_5_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_5_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_4_i_channel;
    sc_signal< sc_logic > dense_res_7_4_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_4_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_4_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_3_i_channel;
    sc_signal< sc_logic > dense_res_7_3_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_3_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_3_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_2_i_channel;
    sc_signal< sc_logic > dense_res_7_2_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_2_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_2_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_1_i_channel;
    sc_signal< sc_logic > dense_res_7_1_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_1_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_1_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_7_0_i_channel;
    sc_signal< sc_logic > dense_res_7_0_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_7_0_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_7_0_i_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_4;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_5;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_6;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_7;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_8;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_9;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_10;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_11;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_12;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_13;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_14;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_15;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_16;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_17;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_18;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_19;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_19_i_channel;
    sc_signal< sc_logic > dense_res_8_19_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_19_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_19_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_18_i_channel;
    sc_signal< sc_logic > dense_res_8_18_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_18_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_18_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_17_i_channel;
    sc_signal< sc_logic > dense_res_8_17_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_17_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_17_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_16_i_channel;
    sc_signal< sc_logic > dense_res_8_16_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_16_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_16_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_15_i_channel;
    sc_signal< sc_logic > dense_res_8_15_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_15_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_15_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_14_i_channel;
    sc_signal< sc_logic > dense_res_8_14_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_14_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_14_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_13_i_channel;
    sc_signal< sc_logic > dense_res_8_13_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_13_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_13_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_12_i_channel;
    sc_signal< sc_logic > dense_res_8_12_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_12_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_12_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_11_i_channel;
    sc_signal< sc_logic > dense_res_8_11_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_11_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_11_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_10_i_channel;
    sc_signal< sc_logic > dense_res_8_10_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_10_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_10_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_9_i_channel;
    sc_signal< sc_logic > dense_res_8_9_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_9_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_9_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_8_i_channel;
    sc_signal< sc_logic > dense_res_8_8_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_8_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_8_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_7_i_channel;
    sc_signal< sc_logic > dense_res_8_7_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_7_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_7_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_6_i_channel;
    sc_signal< sc_logic > dense_res_8_6_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_6_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_6_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_5_i_channel;
    sc_signal< sc_logic > dense_res_8_5_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_5_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_5_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_4_i_channel;
    sc_signal< sc_logic > dense_res_8_4_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_4_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_4_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_3_i_channel;
    sc_signal< sc_logic > dense_res_8_3_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_3_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_3_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_2_i_channel;
    sc_signal< sc_logic > dense_res_8_2_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_2_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_2_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_1_i_channel;
    sc_signal< sc_logic > dense_res_8_1_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_1_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_1_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_8_0_i_channel;
    sc_signal< sc_logic > dense_res_8_0_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_8_0_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_8_0_i_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_4;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_5;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_6;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_7;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_8;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_9;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_10;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_11;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_12;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_13;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_14;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_15;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_16;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_17;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_18;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_19;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_19_i_channel;
    sc_signal< sc_logic > dense_res_9_19_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_19_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_19_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_18_i_channel;
    sc_signal< sc_logic > dense_res_9_18_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_18_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_18_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_17_i_channel;
    sc_signal< sc_logic > dense_res_9_17_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_17_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_17_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_16_i_channel;
    sc_signal< sc_logic > dense_res_9_16_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_16_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_16_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_15_i_channel;
    sc_signal< sc_logic > dense_res_9_15_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_15_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_15_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_14_i_channel;
    sc_signal< sc_logic > dense_res_9_14_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_14_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_14_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_13_i_channel;
    sc_signal< sc_logic > dense_res_9_13_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_13_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_13_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_12_i_channel;
    sc_signal< sc_logic > dense_res_9_12_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_12_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_12_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_11_i_channel;
    sc_signal< sc_logic > dense_res_9_11_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_11_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_11_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_10_i_channel;
    sc_signal< sc_logic > dense_res_9_10_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_10_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_10_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_9_i_channel;
    sc_signal< sc_logic > dense_res_9_9_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_9_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_9_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_8_i_channel;
    sc_signal< sc_logic > dense_res_9_8_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_8_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_8_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_7_i_channel;
    sc_signal< sc_logic > dense_res_9_7_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_7_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_7_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_6_i_channel;
    sc_signal< sc_logic > dense_res_9_6_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_6_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_6_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_5_i_channel;
    sc_signal< sc_logic > dense_res_9_5_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_5_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_5_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_4_i_channel;
    sc_signal< sc_logic > dense_res_9_4_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_4_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_4_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_3_i_channel;
    sc_signal< sc_logic > dense_res_9_3_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_3_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_3_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_2_i_channel;
    sc_signal< sc_logic > dense_res_9_2_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_2_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_2_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_1_i_channel;
    sc_signal< sc_logic > dense_res_9_1_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_1_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_1_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_9_0_i_channel;
    sc_signal< sc_logic > dense_res_9_0_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_9_0_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_9_0_i_channel;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_start;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_0;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_1;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_2;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_3;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_4;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_5;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_6;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_7;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_8;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_9;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_10;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_11;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_12;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_13;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_14;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_15;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_16;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_17;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_18;
    sc_signal< sc_lv<16> > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_19;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_19_i_channel;
    sc_signal< sc_logic > dense_res_10_19_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_19_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_19_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_18_i_channel;
    sc_signal< sc_logic > dense_res_10_18_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_18_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_18_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_17_i_channel;
    sc_signal< sc_logic > dense_res_10_17_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_17_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_17_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_16_i_channel;
    sc_signal< sc_logic > dense_res_10_16_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_16_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_16_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_15_i_channel;
    sc_signal< sc_logic > dense_res_10_15_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_15_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_15_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_14_i_channel;
    sc_signal< sc_logic > dense_res_10_14_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_14_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_14_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_13_i_channel;
    sc_signal< sc_logic > dense_res_10_13_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_13_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_13_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_12_i_channel;
    sc_signal< sc_logic > dense_res_10_12_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_12_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_12_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_11_i_channel;
    sc_signal< sc_logic > dense_res_10_11_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_11_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_11_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_10_i_channel;
    sc_signal< sc_logic > dense_res_10_10_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_10_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_10_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_9_i_channel;
    sc_signal< sc_logic > dense_res_10_9_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_9_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_9_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_8_i_channel;
    sc_signal< sc_logic > dense_res_10_8_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_8_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_8_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_7_i_channel;
    sc_signal< sc_logic > dense_res_10_7_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_7_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_7_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_6_i_channel;
    sc_signal< sc_logic > dense_res_10_6_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_6_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_6_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_5_i_channel;
    sc_signal< sc_logic > dense_res_10_5_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_5_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_5_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_4_i_channel;
    sc_signal< sc_logic > dense_res_10_4_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_4_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_4_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_3_i_channel;
    sc_signal< sc_logic > dense_res_10_3_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_3_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_3_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_2_i_channel;
    sc_signal< sc_logic > dense_res_10_2_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_2_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_2_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_1_i_channel;
    sc_signal< sc_logic > dense_res_10_1_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_1_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_1_i_channel;
    sc_signal< sc_logic > ap_channel_done_dense_res_10_0_i_channel;
    sc_signal< sc_logic > dense_res_10_0_i_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_dense_res_10_0_i_channel;
    sc_signal< sc_logic > ap_sync_channel_write_dense_res_10_0_i_channel;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V_ap_vld;
    sc_signal< sc_lv<16> > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_lv<10> > dense_data_1_0_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_0_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_1_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_1_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_2_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_2_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_3_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_3_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_4_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_4_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_5_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_5_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_6_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_6_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_7_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_7_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_8_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_8_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_9_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_9_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_10_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_10_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_11_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_11_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_12_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_12_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_13_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_13_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_1_14_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_1_14_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_0_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_0_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_1_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_1_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_2_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_2_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_3_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_3_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_4_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_4_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_5_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_5_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_6_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_6_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_7_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_7_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_8_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_8_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_9_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_9_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_10_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_10_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_11_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_11_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_12_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_12_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_13_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_13_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_2_14_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_2_14_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_0_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_0_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_1_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_1_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_2_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_2_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_3_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_3_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_4_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_4_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_5_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_5_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_6_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_6_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_7_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_7_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_8_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_8_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_9_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_9_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_10_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_10_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_11_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_11_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_12_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_12_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_13_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_13_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_3_14_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_3_14_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_0_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_0_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_1_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_1_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_2_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_2_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_3_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_3_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_4_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_4_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_5_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_5_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_6_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_6_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_7_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_7_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_8_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_8_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_9_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_9_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_10_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_10_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_11_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_11_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_12_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_12_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_13_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_13_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_4_14_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_4_14_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_0_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_0_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_1_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_1_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_2_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_2_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_3_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_3_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_4_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_4_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_5_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_5_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_6_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_6_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_7_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_7_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_8_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_8_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_9_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_9_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_10_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_10_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_11_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_11_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_12_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_12_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_13_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_13_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_5_14_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_5_14_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_0_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_0_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_1_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_1_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_2_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_2_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_3_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_3_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_4_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_4_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_5_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_5_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_6_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_6_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_7_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_7_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_8_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_8_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_9_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_9_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_10_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_10_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_11_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_11_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_12_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_12_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_13_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_13_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_6_14_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_6_14_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_0_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_0_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_1_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_1_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_2_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_2_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_3_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_3_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_4_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_4_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_5_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_5_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_6_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_6_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_7_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_7_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_8_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_8_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_9_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_9_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_10_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_10_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_11_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_11_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_12_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_12_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_13_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_13_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_7_14_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_7_14_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_0_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_0_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_1_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_1_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_2_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_2_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_3_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_3_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_4_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_4_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_5_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_5_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_6_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_6_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_7_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_7_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_8_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_8_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_9_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_9_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_10_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_10_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_11_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_11_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_12_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_12_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_13_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_13_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_8_14_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_8_14_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_0_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_0_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_1_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_1_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_2_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_2_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_3_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_3_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_4_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_4_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_5_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_5_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_6_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_6_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_7_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_7_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_8_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_8_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_9_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_9_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_10_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_10_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_11_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_11_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_12_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_12_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_13_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_13_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_9_14_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_9_14_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_0_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_0_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_1_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_1_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_2_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_2_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_3_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_3_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_4_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_4_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_5_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_5_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_6_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_6_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_7_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_7_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_8_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_8_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_9_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_9_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_10_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_10_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_11_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_11_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_12_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_12_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_13_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_13_V_i_channel_empty_n;
    sc_signal< sc_lv<10> > dense_data_10_14_V_i_channel_dout;
    sc_signal< sc_logic > dense_data_10_14_V_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_0_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_0_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_1_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_1_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_2_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_2_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_3_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_3_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_4_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_4_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_5_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_5_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_6_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_6_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_7_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_7_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_8_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_8_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_9_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_9_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_10_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_10_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_11_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_11_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_12_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_12_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_13_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_13_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_14_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_14_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_15_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_15_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_16_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_16_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_17_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_17_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_18_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_18_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_1_19_i_channel_dout;
    sc_signal< sc_logic > dense_res_1_19_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_0_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_0_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_1_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_1_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_2_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_2_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_3_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_3_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_4_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_4_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_5_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_5_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_6_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_6_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_7_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_7_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_8_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_8_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_9_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_9_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_10_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_10_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_11_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_11_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_12_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_12_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_13_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_13_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_14_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_14_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_15_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_15_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_16_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_16_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_17_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_17_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_18_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_18_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_2_19_i_channel_dout;
    sc_signal< sc_logic > dense_res_2_19_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_0_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_0_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_1_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_1_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_2_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_2_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_3_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_3_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_4_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_4_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_5_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_5_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_6_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_6_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_7_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_7_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_8_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_8_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_9_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_9_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_10_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_10_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_11_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_11_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_12_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_12_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_13_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_13_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_14_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_14_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_15_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_15_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_16_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_16_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_17_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_17_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_18_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_18_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_3_19_i_channel_dout;
    sc_signal< sc_logic > dense_res_3_19_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_0_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_0_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_1_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_1_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_2_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_2_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_3_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_3_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_4_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_4_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_5_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_5_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_6_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_6_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_7_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_7_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_8_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_8_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_9_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_9_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_10_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_10_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_11_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_11_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_12_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_12_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_13_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_13_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_14_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_14_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_15_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_15_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_16_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_16_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_17_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_17_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_18_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_18_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_4_19_i_channel_dout;
    sc_signal< sc_logic > dense_res_4_19_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_0_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_0_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_1_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_1_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_2_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_2_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_3_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_3_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_4_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_4_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_5_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_5_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_6_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_6_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_7_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_7_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_8_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_8_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_9_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_9_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_10_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_10_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_11_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_11_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_12_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_12_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_13_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_13_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_14_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_14_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_15_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_15_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_16_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_16_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_17_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_17_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_18_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_18_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_5_19_i_channel_dout;
    sc_signal< sc_logic > dense_res_5_19_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_0_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_0_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_1_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_1_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_2_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_2_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_3_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_3_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_4_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_4_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_5_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_5_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_6_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_6_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_7_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_7_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_8_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_8_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_9_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_9_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_10_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_10_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_11_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_11_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_12_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_12_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_13_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_13_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_14_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_14_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_15_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_15_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_16_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_16_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_17_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_17_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_18_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_18_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_6_19_i_channel_dout;
    sc_signal< sc_logic > dense_res_6_19_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_0_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_0_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_1_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_1_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_2_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_2_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_3_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_3_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_4_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_4_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_5_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_5_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_6_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_6_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_7_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_7_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_8_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_8_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_9_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_9_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_10_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_10_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_11_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_11_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_12_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_12_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_13_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_13_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_14_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_14_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_15_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_15_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_16_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_16_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_17_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_17_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_18_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_18_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_7_19_i_channel_dout;
    sc_signal< sc_logic > dense_res_7_19_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_0_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_0_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_1_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_1_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_2_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_2_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_3_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_3_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_4_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_4_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_5_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_5_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_6_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_6_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_7_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_7_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_8_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_8_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_9_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_9_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_10_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_10_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_11_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_11_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_12_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_12_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_13_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_13_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_14_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_14_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_15_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_15_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_16_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_16_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_17_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_17_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_18_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_18_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_8_19_i_channel_dout;
    sc_signal< sc_logic > dense_res_8_19_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_0_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_0_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_1_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_1_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_2_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_2_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_3_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_3_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_4_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_4_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_5_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_5_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_6_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_6_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_7_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_7_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_8_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_8_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_9_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_9_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_10_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_10_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_11_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_11_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_12_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_12_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_13_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_13_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_14_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_14_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_15_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_15_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_16_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_16_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_17_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_17_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_18_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_18_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_9_19_i_channel_dout;
    sc_signal< sc_logic > dense_res_9_19_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_0_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_0_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_1_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_1_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_2_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_2_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_3_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_3_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_4_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_4_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_5_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_5_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_6_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_6_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_7_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_7_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_8_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_8_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_9_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_9_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_10_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_10_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_11_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_11_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_12_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_12_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_13_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_13_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_14_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_14_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_15_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_15_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_16_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_16_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_17_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_17_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_18_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_18_i_channel_empty_n;
    sc_signal< sc_lv<16> > dense_res_10_19_i_channel_dout;
    sc_signal< sc_logic > dense_res_10_19_i_channel_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_full_n;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_write;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_write;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n;
    sc_signal< sc_logic > conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_channel_done_dense_data_10_0_V_i_channel();
    void thread_ap_channel_done_dense_data_10_10_V_i_channel();
    void thread_ap_channel_done_dense_data_10_11_V_i_channel();
    void thread_ap_channel_done_dense_data_10_12_V_i_channel();
    void thread_ap_channel_done_dense_data_10_13_V_i_channel();
    void thread_ap_channel_done_dense_data_10_14_V_i_channel();
    void thread_ap_channel_done_dense_data_10_1_V_i_channel();
    void thread_ap_channel_done_dense_data_10_2_V_i_channel();
    void thread_ap_channel_done_dense_data_10_3_V_i_channel();
    void thread_ap_channel_done_dense_data_10_4_V_i_channel();
    void thread_ap_channel_done_dense_data_10_5_V_i_channel();
    void thread_ap_channel_done_dense_data_10_6_V_i_channel();
    void thread_ap_channel_done_dense_data_10_7_V_i_channel();
    void thread_ap_channel_done_dense_data_10_8_V_i_channel();
    void thread_ap_channel_done_dense_data_10_9_V_i_channel();
    void thread_ap_channel_done_dense_data_1_0_V_i_channel();
    void thread_ap_channel_done_dense_data_1_10_V_i_channel();
    void thread_ap_channel_done_dense_data_1_11_V_i_channel();
    void thread_ap_channel_done_dense_data_1_12_V_i_channel();
    void thread_ap_channel_done_dense_data_1_13_V_i_channel();
    void thread_ap_channel_done_dense_data_1_14_V_i_channel();
    void thread_ap_channel_done_dense_data_1_1_V_i_channel();
    void thread_ap_channel_done_dense_data_1_2_V_i_channel();
    void thread_ap_channel_done_dense_data_1_3_V_i_channel();
    void thread_ap_channel_done_dense_data_1_4_V_i_channel();
    void thread_ap_channel_done_dense_data_1_5_V_i_channel();
    void thread_ap_channel_done_dense_data_1_6_V_i_channel();
    void thread_ap_channel_done_dense_data_1_7_V_i_channel();
    void thread_ap_channel_done_dense_data_1_8_V_i_channel();
    void thread_ap_channel_done_dense_data_1_9_V_i_channel();
    void thread_ap_channel_done_dense_data_2_0_V_i_channel();
    void thread_ap_channel_done_dense_data_2_10_V_i_channel();
    void thread_ap_channel_done_dense_data_2_11_V_i_channel();
    void thread_ap_channel_done_dense_data_2_12_V_i_channel();
    void thread_ap_channel_done_dense_data_2_13_V_i_channel();
    void thread_ap_channel_done_dense_data_2_14_V_i_channel();
    void thread_ap_channel_done_dense_data_2_1_V_i_channel();
    void thread_ap_channel_done_dense_data_2_2_V_i_channel();
    void thread_ap_channel_done_dense_data_2_3_V_i_channel();
    void thread_ap_channel_done_dense_data_2_4_V_i_channel();
    void thread_ap_channel_done_dense_data_2_5_V_i_channel();
    void thread_ap_channel_done_dense_data_2_6_V_i_channel();
    void thread_ap_channel_done_dense_data_2_7_V_i_channel();
    void thread_ap_channel_done_dense_data_2_8_V_i_channel();
    void thread_ap_channel_done_dense_data_2_9_V_i_channel();
    void thread_ap_channel_done_dense_data_3_0_V_i_channel();
    void thread_ap_channel_done_dense_data_3_10_V_i_channel();
    void thread_ap_channel_done_dense_data_3_11_V_i_channel();
    void thread_ap_channel_done_dense_data_3_12_V_i_channel();
    void thread_ap_channel_done_dense_data_3_13_V_i_channel();
    void thread_ap_channel_done_dense_data_3_14_V_i_channel();
    void thread_ap_channel_done_dense_data_3_1_V_i_channel();
    void thread_ap_channel_done_dense_data_3_2_V_i_channel();
    void thread_ap_channel_done_dense_data_3_3_V_i_channel();
    void thread_ap_channel_done_dense_data_3_4_V_i_channel();
    void thread_ap_channel_done_dense_data_3_5_V_i_channel();
    void thread_ap_channel_done_dense_data_3_6_V_i_channel();
    void thread_ap_channel_done_dense_data_3_7_V_i_channel();
    void thread_ap_channel_done_dense_data_3_8_V_i_channel();
    void thread_ap_channel_done_dense_data_3_9_V_i_channel();
    void thread_ap_channel_done_dense_data_4_0_V_i_channel();
    void thread_ap_channel_done_dense_data_4_10_V_i_channel();
    void thread_ap_channel_done_dense_data_4_11_V_i_channel();
    void thread_ap_channel_done_dense_data_4_12_V_i_channel();
    void thread_ap_channel_done_dense_data_4_13_V_i_channel();
    void thread_ap_channel_done_dense_data_4_14_V_i_channel();
    void thread_ap_channel_done_dense_data_4_1_V_i_channel();
    void thread_ap_channel_done_dense_data_4_2_V_i_channel();
    void thread_ap_channel_done_dense_data_4_3_V_i_channel();
    void thread_ap_channel_done_dense_data_4_4_V_i_channel();
    void thread_ap_channel_done_dense_data_4_5_V_i_channel();
    void thread_ap_channel_done_dense_data_4_6_V_i_channel();
    void thread_ap_channel_done_dense_data_4_7_V_i_channel();
    void thread_ap_channel_done_dense_data_4_8_V_i_channel();
    void thread_ap_channel_done_dense_data_4_9_V_i_channel();
    void thread_ap_channel_done_dense_data_5_0_V_i_channel();
    void thread_ap_channel_done_dense_data_5_10_V_i_channel();
    void thread_ap_channel_done_dense_data_5_11_V_i_channel();
    void thread_ap_channel_done_dense_data_5_12_V_i_channel();
    void thread_ap_channel_done_dense_data_5_13_V_i_channel();
    void thread_ap_channel_done_dense_data_5_14_V_i_channel();
    void thread_ap_channel_done_dense_data_5_1_V_i_channel();
    void thread_ap_channel_done_dense_data_5_2_V_i_channel();
    void thread_ap_channel_done_dense_data_5_3_V_i_channel();
    void thread_ap_channel_done_dense_data_5_4_V_i_channel();
    void thread_ap_channel_done_dense_data_5_5_V_i_channel();
    void thread_ap_channel_done_dense_data_5_6_V_i_channel();
    void thread_ap_channel_done_dense_data_5_7_V_i_channel();
    void thread_ap_channel_done_dense_data_5_8_V_i_channel();
    void thread_ap_channel_done_dense_data_5_9_V_i_channel();
    void thread_ap_channel_done_dense_data_6_0_V_i_channel();
    void thread_ap_channel_done_dense_data_6_10_V_i_channel();
    void thread_ap_channel_done_dense_data_6_11_V_i_channel();
    void thread_ap_channel_done_dense_data_6_12_V_i_channel();
    void thread_ap_channel_done_dense_data_6_13_V_i_channel();
    void thread_ap_channel_done_dense_data_6_14_V_i_channel();
    void thread_ap_channel_done_dense_data_6_1_V_i_channel();
    void thread_ap_channel_done_dense_data_6_2_V_i_channel();
    void thread_ap_channel_done_dense_data_6_3_V_i_channel();
    void thread_ap_channel_done_dense_data_6_4_V_i_channel();
    void thread_ap_channel_done_dense_data_6_5_V_i_channel();
    void thread_ap_channel_done_dense_data_6_6_V_i_channel();
    void thread_ap_channel_done_dense_data_6_7_V_i_channel();
    void thread_ap_channel_done_dense_data_6_8_V_i_channel();
    void thread_ap_channel_done_dense_data_6_9_V_i_channel();
    void thread_ap_channel_done_dense_data_7_0_V_i_channel();
    void thread_ap_channel_done_dense_data_7_10_V_i_channel();
    void thread_ap_channel_done_dense_data_7_11_V_i_channel();
    void thread_ap_channel_done_dense_data_7_12_V_i_channel();
    void thread_ap_channel_done_dense_data_7_13_V_i_channel();
    void thread_ap_channel_done_dense_data_7_14_V_i_channel();
    void thread_ap_channel_done_dense_data_7_1_V_i_channel();
    void thread_ap_channel_done_dense_data_7_2_V_i_channel();
    void thread_ap_channel_done_dense_data_7_3_V_i_channel();
    void thread_ap_channel_done_dense_data_7_4_V_i_channel();
    void thread_ap_channel_done_dense_data_7_5_V_i_channel();
    void thread_ap_channel_done_dense_data_7_6_V_i_channel();
    void thread_ap_channel_done_dense_data_7_7_V_i_channel();
    void thread_ap_channel_done_dense_data_7_8_V_i_channel();
    void thread_ap_channel_done_dense_data_7_9_V_i_channel();
    void thread_ap_channel_done_dense_data_8_0_V_i_channel();
    void thread_ap_channel_done_dense_data_8_10_V_i_channel();
    void thread_ap_channel_done_dense_data_8_11_V_i_channel();
    void thread_ap_channel_done_dense_data_8_12_V_i_channel();
    void thread_ap_channel_done_dense_data_8_13_V_i_channel();
    void thread_ap_channel_done_dense_data_8_14_V_i_channel();
    void thread_ap_channel_done_dense_data_8_1_V_i_channel();
    void thread_ap_channel_done_dense_data_8_2_V_i_channel();
    void thread_ap_channel_done_dense_data_8_3_V_i_channel();
    void thread_ap_channel_done_dense_data_8_4_V_i_channel();
    void thread_ap_channel_done_dense_data_8_5_V_i_channel();
    void thread_ap_channel_done_dense_data_8_6_V_i_channel();
    void thread_ap_channel_done_dense_data_8_7_V_i_channel();
    void thread_ap_channel_done_dense_data_8_8_V_i_channel();
    void thread_ap_channel_done_dense_data_8_9_V_i_channel();
    void thread_ap_channel_done_dense_data_9_0_V_i_channel();
    void thread_ap_channel_done_dense_data_9_10_V_i_channel();
    void thread_ap_channel_done_dense_data_9_11_V_i_channel();
    void thread_ap_channel_done_dense_data_9_12_V_i_channel();
    void thread_ap_channel_done_dense_data_9_13_V_i_channel();
    void thread_ap_channel_done_dense_data_9_14_V_i_channel();
    void thread_ap_channel_done_dense_data_9_1_V_i_channel();
    void thread_ap_channel_done_dense_data_9_2_V_i_channel();
    void thread_ap_channel_done_dense_data_9_3_V_i_channel();
    void thread_ap_channel_done_dense_data_9_4_V_i_channel();
    void thread_ap_channel_done_dense_data_9_5_V_i_channel();
    void thread_ap_channel_done_dense_data_9_6_V_i_channel();
    void thread_ap_channel_done_dense_data_9_7_V_i_channel();
    void thread_ap_channel_done_dense_data_9_8_V_i_channel();
    void thread_ap_channel_done_dense_data_9_9_V_i_channel();
    void thread_ap_channel_done_dense_res_10_0_i_channel();
    void thread_ap_channel_done_dense_res_10_10_i_channel();
    void thread_ap_channel_done_dense_res_10_11_i_channel();
    void thread_ap_channel_done_dense_res_10_12_i_channel();
    void thread_ap_channel_done_dense_res_10_13_i_channel();
    void thread_ap_channel_done_dense_res_10_14_i_channel();
    void thread_ap_channel_done_dense_res_10_15_i_channel();
    void thread_ap_channel_done_dense_res_10_16_i_channel();
    void thread_ap_channel_done_dense_res_10_17_i_channel();
    void thread_ap_channel_done_dense_res_10_18_i_channel();
    void thread_ap_channel_done_dense_res_10_19_i_channel();
    void thread_ap_channel_done_dense_res_10_1_i_channel();
    void thread_ap_channel_done_dense_res_10_2_i_channel();
    void thread_ap_channel_done_dense_res_10_3_i_channel();
    void thread_ap_channel_done_dense_res_10_4_i_channel();
    void thread_ap_channel_done_dense_res_10_5_i_channel();
    void thread_ap_channel_done_dense_res_10_6_i_channel();
    void thread_ap_channel_done_dense_res_10_7_i_channel();
    void thread_ap_channel_done_dense_res_10_8_i_channel();
    void thread_ap_channel_done_dense_res_10_9_i_channel();
    void thread_ap_channel_done_dense_res_1_0_i_channel();
    void thread_ap_channel_done_dense_res_1_10_i_channel();
    void thread_ap_channel_done_dense_res_1_11_i_channel();
    void thread_ap_channel_done_dense_res_1_12_i_channel();
    void thread_ap_channel_done_dense_res_1_13_i_channel();
    void thread_ap_channel_done_dense_res_1_14_i_channel();
    void thread_ap_channel_done_dense_res_1_15_i_channel();
    void thread_ap_channel_done_dense_res_1_16_i_channel();
    void thread_ap_channel_done_dense_res_1_17_i_channel();
    void thread_ap_channel_done_dense_res_1_18_i_channel();
    void thread_ap_channel_done_dense_res_1_19_i_channel();
    void thread_ap_channel_done_dense_res_1_1_i_channel();
    void thread_ap_channel_done_dense_res_1_2_i_channel();
    void thread_ap_channel_done_dense_res_1_3_i_channel();
    void thread_ap_channel_done_dense_res_1_4_i_channel();
    void thread_ap_channel_done_dense_res_1_5_i_channel();
    void thread_ap_channel_done_dense_res_1_6_i_channel();
    void thread_ap_channel_done_dense_res_1_7_i_channel();
    void thread_ap_channel_done_dense_res_1_8_i_channel();
    void thread_ap_channel_done_dense_res_1_9_i_channel();
    void thread_ap_channel_done_dense_res_2_0_i_channel();
    void thread_ap_channel_done_dense_res_2_10_i_channel();
    void thread_ap_channel_done_dense_res_2_11_i_channel();
    void thread_ap_channel_done_dense_res_2_12_i_channel();
    void thread_ap_channel_done_dense_res_2_13_i_channel();
    void thread_ap_channel_done_dense_res_2_14_i_channel();
    void thread_ap_channel_done_dense_res_2_15_i_channel();
    void thread_ap_channel_done_dense_res_2_16_i_channel();
    void thread_ap_channel_done_dense_res_2_17_i_channel();
    void thread_ap_channel_done_dense_res_2_18_i_channel();
    void thread_ap_channel_done_dense_res_2_19_i_channel();
    void thread_ap_channel_done_dense_res_2_1_i_channel();
    void thread_ap_channel_done_dense_res_2_2_i_channel();
    void thread_ap_channel_done_dense_res_2_3_i_channel();
    void thread_ap_channel_done_dense_res_2_4_i_channel();
    void thread_ap_channel_done_dense_res_2_5_i_channel();
    void thread_ap_channel_done_dense_res_2_6_i_channel();
    void thread_ap_channel_done_dense_res_2_7_i_channel();
    void thread_ap_channel_done_dense_res_2_8_i_channel();
    void thread_ap_channel_done_dense_res_2_9_i_channel();
    void thread_ap_channel_done_dense_res_3_0_i_channel();
    void thread_ap_channel_done_dense_res_3_10_i_channel();
    void thread_ap_channel_done_dense_res_3_11_i_channel();
    void thread_ap_channel_done_dense_res_3_12_i_channel();
    void thread_ap_channel_done_dense_res_3_13_i_channel();
    void thread_ap_channel_done_dense_res_3_14_i_channel();
    void thread_ap_channel_done_dense_res_3_15_i_channel();
    void thread_ap_channel_done_dense_res_3_16_i_channel();
    void thread_ap_channel_done_dense_res_3_17_i_channel();
    void thread_ap_channel_done_dense_res_3_18_i_channel();
    void thread_ap_channel_done_dense_res_3_19_i_channel();
    void thread_ap_channel_done_dense_res_3_1_i_channel();
    void thread_ap_channel_done_dense_res_3_2_i_channel();
    void thread_ap_channel_done_dense_res_3_3_i_channel();
    void thread_ap_channel_done_dense_res_3_4_i_channel();
    void thread_ap_channel_done_dense_res_3_5_i_channel();
    void thread_ap_channel_done_dense_res_3_6_i_channel();
    void thread_ap_channel_done_dense_res_3_7_i_channel();
    void thread_ap_channel_done_dense_res_3_8_i_channel();
    void thread_ap_channel_done_dense_res_3_9_i_channel();
    void thread_ap_channel_done_dense_res_4_0_i_channel();
    void thread_ap_channel_done_dense_res_4_10_i_channel();
    void thread_ap_channel_done_dense_res_4_11_i_channel();
    void thread_ap_channel_done_dense_res_4_12_i_channel();
    void thread_ap_channel_done_dense_res_4_13_i_channel();
    void thread_ap_channel_done_dense_res_4_14_i_channel();
    void thread_ap_channel_done_dense_res_4_15_i_channel();
    void thread_ap_channel_done_dense_res_4_16_i_channel();
    void thread_ap_channel_done_dense_res_4_17_i_channel();
    void thread_ap_channel_done_dense_res_4_18_i_channel();
    void thread_ap_channel_done_dense_res_4_19_i_channel();
    void thread_ap_channel_done_dense_res_4_1_i_channel();
    void thread_ap_channel_done_dense_res_4_2_i_channel();
    void thread_ap_channel_done_dense_res_4_3_i_channel();
    void thread_ap_channel_done_dense_res_4_4_i_channel();
    void thread_ap_channel_done_dense_res_4_5_i_channel();
    void thread_ap_channel_done_dense_res_4_6_i_channel();
    void thread_ap_channel_done_dense_res_4_7_i_channel();
    void thread_ap_channel_done_dense_res_4_8_i_channel();
    void thread_ap_channel_done_dense_res_4_9_i_channel();
    void thread_ap_channel_done_dense_res_5_0_i_channel();
    void thread_ap_channel_done_dense_res_5_10_i_channel();
    void thread_ap_channel_done_dense_res_5_11_i_channel();
    void thread_ap_channel_done_dense_res_5_12_i_channel();
    void thread_ap_channel_done_dense_res_5_13_i_channel();
    void thread_ap_channel_done_dense_res_5_14_i_channel();
    void thread_ap_channel_done_dense_res_5_15_i_channel();
    void thread_ap_channel_done_dense_res_5_16_i_channel();
    void thread_ap_channel_done_dense_res_5_17_i_channel();
    void thread_ap_channel_done_dense_res_5_18_i_channel();
    void thread_ap_channel_done_dense_res_5_19_i_channel();
    void thread_ap_channel_done_dense_res_5_1_i_channel();
    void thread_ap_channel_done_dense_res_5_2_i_channel();
    void thread_ap_channel_done_dense_res_5_3_i_channel();
    void thread_ap_channel_done_dense_res_5_4_i_channel();
    void thread_ap_channel_done_dense_res_5_5_i_channel();
    void thread_ap_channel_done_dense_res_5_6_i_channel();
    void thread_ap_channel_done_dense_res_5_7_i_channel();
    void thread_ap_channel_done_dense_res_5_8_i_channel();
    void thread_ap_channel_done_dense_res_5_9_i_channel();
    void thread_ap_channel_done_dense_res_6_0_i_channel();
    void thread_ap_channel_done_dense_res_6_10_i_channel();
    void thread_ap_channel_done_dense_res_6_11_i_channel();
    void thread_ap_channel_done_dense_res_6_12_i_channel();
    void thread_ap_channel_done_dense_res_6_13_i_channel();
    void thread_ap_channel_done_dense_res_6_14_i_channel();
    void thread_ap_channel_done_dense_res_6_15_i_channel();
    void thread_ap_channel_done_dense_res_6_16_i_channel();
    void thread_ap_channel_done_dense_res_6_17_i_channel();
    void thread_ap_channel_done_dense_res_6_18_i_channel();
    void thread_ap_channel_done_dense_res_6_19_i_channel();
    void thread_ap_channel_done_dense_res_6_1_i_channel();
    void thread_ap_channel_done_dense_res_6_2_i_channel();
    void thread_ap_channel_done_dense_res_6_3_i_channel();
    void thread_ap_channel_done_dense_res_6_4_i_channel();
    void thread_ap_channel_done_dense_res_6_5_i_channel();
    void thread_ap_channel_done_dense_res_6_6_i_channel();
    void thread_ap_channel_done_dense_res_6_7_i_channel();
    void thread_ap_channel_done_dense_res_6_8_i_channel();
    void thread_ap_channel_done_dense_res_6_9_i_channel();
    void thread_ap_channel_done_dense_res_7_0_i_channel();
    void thread_ap_channel_done_dense_res_7_10_i_channel();
    void thread_ap_channel_done_dense_res_7_11_i_channel();
    void thread_ap_channel_done_dense_res_7_12_i_channel();
    void thread_ap_channel_done_dense_res_7_13_i_channel();
    void thread_ap_channel_done_dense_res_7_14_i_channel();
    void thread_ap_channel_done_dense_res_7_15_i_channel();
    void thread_ap_channel_done_dense_res_7_16_i_channel();
    void thread_ap_channel_done_dense_res_7_17_i_channel();
    void thread_ap_channel_done_dense_res_7_18_i_channel();
    void thread_ap_channel_done_dense_res_7_19_i_channel();
    void thread_ap_channel_done_dense_res_7_1_i_channel();
    void thread_ap_channel_done_dense_res_7_2_i_channel();
    void thread_ap_channel_done_dense_res_7_3_i_channel();
    void thread_ap_channel_done_dense_res_7_4_i_channel();
    void thread_ap_channel_done_dense_res_7_5_i_channel();
    void thread_ap_channel_done_dense_res_7_6_i_channel();
    void thread_ap_channel_done_dense_res_7_7_i_channel();
    void thread_ap_channel_done_dense_res_7_8_i_channel();
    void thread_ap_channel_done_dense_res_7_9_i_channel();
    void thread_ap_channel_done_dense_res_8_0_i_channel();
    void thread_ap_channel_done_dense_res_8_10_i_channel();
    void thread_ap_channel_done_dense_res_8_11_i_channel();
    void thread_ap_channel_done_dense_res_8_12_i_channel();
    void thread_ap_channel_done_dense_res_8_13_i_channel();
    void thread_ap_channel_done_dense_res_8_14_i_channel();
    void thread_ap_channel_done_dense_res_8_15_i_channel();
    void thread_ap_channel_done_dense_res_8_16_i_channel();
    void thread_ap_channel_done_dense_res_8_17_i_channel();
    void thread_ap_channel_done_dense_res_8_18_i_channel();
    void thread_ap_channel_done_dense_res_8_19_i_channel();
    void thread_ap_channel_done_dense_res_8_1_i_channel();
    void thread_ap_channel_done_dense_res_8_2_i_channel();
    void thread_ap_channel_done_dense_res_8_3_i_channel();
    void thread_ap_channel_done_dense_res_8_4_i_channel();
    void thread_ap_channel_done_dense_res_8_5_i_channel();
    void thread_ap_channel_done_dense_res_8_6_i_channel();
    void thread_ap_channel_done_dense_res_8_7_i_channel();
    void thread_ap_channel_done_dense_res_8_8_i_channel();
    void thread_ap_channel_done_dense_res_8_9_i_channel();
    void thread_ap_channel_done_dense_res_9_0_i_channel();
    void thread_ap_channel_done_dense_res_9_10_i_channel();
    void thread_ap_channel_done_dense_res_9_11_i_channel();
    void thread_ap_channel_done_dense_res_9_12_i_channel();
    void thread_ap_channel_done_dense_res_9_13_i_channel();
    void thread_ap_channel_done_dense_res_9_14_i_channel();
    void thread_ap_channel_done_dense_res_9_15_i_channel();
    void thread_ap_channel_done_dense_res_9_16_i_channel();
    void thread_ap_channel_done_dense_res_9_17_i_channel();
    void thread_ap_channel_done_dense_res_9_18_i_channel();
    void thread_ap_channel_done_dense_res_9_19_i_channel();
    void thread_ap_channel_done_dense_res_9_1_i_channel();
    void thread_ap_channel_done_dense_res_9_2_i_channel();
    void thread_ap_channel_done_dense_res_9_3_i_channel();
    void thread_ap_channel_done_dense_res_9_4_i_channel();
    void thread_ap_channel_done_dense_res_9_5_i_channel();
    void thread_ap_channel_done_dense_res_9_6_i_channel();
    void thread_ap_channel_done_dense_res_9_7_i_channel();
    void thread_ap_channel_done_dense_res_9_8_i_channel();
    void thread_ap_channel_done_dense_res_9_9_i_channel();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_dense_data_10_0_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_10_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_11_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_12_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_13_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_14_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_1_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_2_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_3_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_4_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_5_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_6_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_7_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_8_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_10_9_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_0_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_10_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_11_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_12_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_13_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_14_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_1_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_2_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_3_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_4_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_5_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_6_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_7_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_8_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_1_9_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_0_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_10_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_11_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_12_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_13_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_14_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_1_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_2_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_3_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_4_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_5_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_6_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_7_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_8_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_2_9_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_0_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_10_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_11_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_12_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_13_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_14_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_1_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_2_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_3_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_4_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_5_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_6_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_7_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_8_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_3_9_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_0_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_10_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_11_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_12_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_13_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_14_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_1_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_2_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_3_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_4_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_5_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_6_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_7_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_8_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_4_9_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_0_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_10_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_11_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_12_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_13_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_14_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_1_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_2_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_3_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_4_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_5_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_6_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_7_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_8_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_5_9_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_0_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_10_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_11_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_12_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_13_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_14_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_1_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_2_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_3_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_4_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_5_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_6_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_7_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_8_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_6_9_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_0_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_10_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_11_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_12_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_13_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_14_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_1_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_2_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_3_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_4_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_5_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_6_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_7_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_8_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_7_9_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_0_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_10_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_11_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_12_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_13_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_14_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_1_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_2_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_3_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_4_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_5_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_6_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_7_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_8_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_8_9_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_0_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_10_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_11_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_12_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_13_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_14_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_1_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_2_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_3_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_4_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_5_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_6_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_7_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_8_V_i_channel();
    void thread_ap_sync_channel_write_dense_data_9_9_V_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_0_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_10_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_11_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_12_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_13_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_14_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_15_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_16_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_17_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_18_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_19_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_1_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_2_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_3_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_4_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_5_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_6_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_7_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_8_i_channel();
    void thread_ap_sync_channel_write_dense_res_10_9_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_0_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_10_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_11_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_12_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_13_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_14_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_15_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_16_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_17_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_18_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_19_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_1_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_2_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_3_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_4_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_5_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_6_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_7_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_8_i_channel();
    void thread_ap_sync_channel_write_dense_res_1_9_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_0_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_10_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_11_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_12_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_13_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_14_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_15_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_16_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_17_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_18_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_19_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_1_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_2_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_3_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_4_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_5_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_6_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_7_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_8_i_channel();
    void thread_ap_sync_channel_write_dense_res_2_9_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_0_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_10_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_11_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_12_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_13_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_14_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_15_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_16_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_17_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_18_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_19_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_1_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_2_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_3_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_4_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_5_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_6_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_7_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_8_i_channel();
    void thread_ap_sync_channel_write_dense_res_3_9_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_0_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_10_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_11_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_12_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_13_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_14_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_15_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_16_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_17_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_18_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_19_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_1_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_2_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_3_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_4_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_5_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_6_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_7_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_8_i_channel();
    void thread_ap_sync_channel_write_dense_res_4_9_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_0_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_10_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_11_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_12_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_13_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_14_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_15_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_16_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_17_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_18_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_19_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_1_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_2_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_3_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_4_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_5_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_6_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_7_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_8_i_channel();
    void thread_ap_sync_channel_write_dense_res_5_9_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_0_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_10_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_11_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_12_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_13_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_14_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_15_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_16_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_17_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_18_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_19_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_1_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_2_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_3_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_4_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_5_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_6_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_7_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_8_i_channel();
    void thread_ap_sync_channel_write_dense_res_6_9_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_0_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_10_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_11_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_12_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_13_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_14_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_15_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_16_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_17_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_18_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_19_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_1_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_2_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_3_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_4_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_5_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_6_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_7_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_8_i_channel();
    void thread_ap_sync_channel_write_dense_res_7_9_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_0_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_10_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_11_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_12_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_13_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_14_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_15_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_16_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_17_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_18_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_19_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_1_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_2_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_3_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_4_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_5_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_6_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_7_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_8_i_channel();
    void thread_ap_sync_channel_write_dense_res_8_9_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_0_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_10_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_11_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_12_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_13_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_14_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_15_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_16_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_17_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_18_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_19_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_1_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_2_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_3_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_4_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_5_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_6_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_7_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_8_i_channel();
    void thread_ap_sync_channel_write_dense_res_9_9_i_channel();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue();
    void thread_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_start();
    void thread_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_full_n();
    void thread_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_write();
    void thread_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue();
    void thread_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start();
    void thread_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n();
    void thread_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_write();
    void thread_data_V_read();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_write();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_start();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_full_n();
    void thread_dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_write();
    void thread_res_0_V();
    void thread_res_0_V_ap_vld();
    void thread_res_100_V();
    void thread_res_100_V_ap_vld();
    void thread_res_101_V();
    void thread_res_101_V_ap_vld();
    void thread_res_102_V();
    void thread_res_102_V_ap_vld();
    void thread_res_103_V();
    void thread_res_103_V_ap_vld();
    void thread_res_104_V();
    void thread_res_104_V_ap_vld();
    void thread_res_105_V();
    void thread_res_105_V_ap_vld();
    void thread_res_106_V();
    void thread_res_106_V_ap_vld();
    void thread_res_107_V();
    void thread_res_107_V_ap_vld();
    void thread_res_108_V();
    void thread_res_108_V_ap_vld();
    void thread_res_109_V();
    void thread_res_109_V_ap_vld();
    void thread_res_10_V();
    void thread_res_10_V_ap_vld();
    void thread_res_110_V();
    void thread_res_110_V_ap_vld();
    void thread_res_111_V();
    void thread_res_111_V_ap_vld();
    void thread_res_112_V();
    void thread_res_112_V_ap_vld();
    void thread_res_113_V();
    void thread_res_113_V_ap_vld();
    void thread_res_114_V();
    void thread_res_114_V_ap_vld();
    void thread_res_115_V();
    void thread_res_115_V_ap_vld();
    void thread_res_116_V();
    void thread_res_116_V_ap_vld();
    void thread_res_117_V();
    void thread_res_117_V_ap_vld();
    void thread_res_118_V();
    void thread_res_118_V_ap_vld();
    void thread_res_119_V();
    void thread_res_119_V_ap_vld();
    void thread_res_11_V();
    void thread_res_11_V_ap_vld();
    void thread_res_120_V();
    void thread_res_120_V_ap_vld();
    void thread_res_121_V();
    void thread_res_121_V_ap_vld();
    void thread_res_122_V();
    void thread_res_122_V_ap_vld();
    void thread_res_123_V();
    void thread_res_123_V_ap_vld();
    void thread_res_124_V();
    void thread_res_124_V_ap_vld();
    void thread_res_125_V();
    void thread_res_125_V_ap_vld();
    void thread_res_126_V();
    void thread_res_126_V_ap_vld();
    void thread_res_127_V();
    void thread_res_127_V_ap_vld();
    void thread_res_128_V();
    void thread_res_128_V_ap_vld();
    void thread_res_129_V();
    void thread_res_129_V_ap_vld();
    void thread_res_12_V();
    void thread_res_12_V_ap_vld();
    void thread_res_130_V();
    void thread_res_130_V_ap_vld();
    void thread_res_131_V();
    void thread_res_131_V_ap_vld();
    void thread_res_132_V();
    void thread_res_132_V_ap_vld();
    void thread_res_133_V();
    void thread_res_133_V_ap_vld();
    void thread_res_134_V();
    void thread_res_134_V_ap_vld();
    void thread_res_135_V();
    void thread_res_135_V_ap_vld();
    void thread_res_136_V();
    void thread_res_136_V_ap_vld();
    void thread_res_137_V();
    void thread_res_137_V_ap_vld();
    void thread_res_138_V();
    void thread_res_138_V_ap_vld();
    void thread_res_139_V();
    void thread_res_139_V_ap_vld();
    void thread_res_13_V();
    void thread_res_13_V_ap_vld();
    void thread_res_140_V();
    void thread_res_140_V_ap_vld();
    void thread_res_141_V();
    void thread_res_141_V_ap_vld();
    void thread_res_142_V();
    void thread_res_142_V_ap_vld();
    void thread_res_143_V();
    void thread_res_143_V_ap_vld();
    void thread_res_144_V();
    void thread_res_144_V_ap_vld();
    void thread_res_145_V();
    void thread_res_145_V_ap_vld();
    void thread_res_146_V();
    void thread_res_146_V_ap_vld();
    void thread_res_147_V();
    void thread_res_147_V_ap_vld();
    void thread_res_148_V();
    void thread_res_148_V_ap_vld();
    void thread_res_149_V();
    void thread_res_149_V_ap_vld();
    void thread_res_14_V();
    void thread_res_14_V_ap_vld();
    void thread_res_150_V();
    void thread_res_150_V_ap_vld();
    void thread_res_151_V();
    void thread_res_151_V_ap_vld();
    void thread_res_152_V();
    void thread_res_152_V_ap_vld();
    void thread_res_153_V();
    void thread_res_153_V_ap_vld();
    void thread_res_154_V();
    void thread_res_154_V_ap_vld();
    void thread_res_155_V();
    void thread_res_155_V_ap_vld();
    void thread_res_156_V();
    void thread_res_156_V_ap_vld();
    void thread_res_157_V();
    void thread_res_157_V_ap_vld();
    void thread_res_158_V();
    void thread_res_158_V_ap_vld();
    void thread_res_159_V();
    void thread_res_159_V_ap_vld();
    void thread_res_15_V();
    void thread_res_15_V_ap_vld();
    void thread_res_160_V();
    void thread_res_160_V_ap_vld();
    void thread_res_161_V();
    void thread_res_161_V_ap_vld();
    void thread_res_162_V();
    void thread_res_162_V_ap_vld();
    void thread_res_163_V();
    void thread_res_163_V_ap_vld();
    void thread_res_164_V();
    void thread_res_164_V_ap_vld();
    void thread_res_165_V();
    void thread_res_165_V_ap_vld();
    void thread_res_166_V();
    void thread_res_166_V_ap_vld();
    void thread_res_167_V();
    void thread_res_167_V_ap_vld();
    void thread_res_168_V();
    void thread_res_168_V_ap_vld();
    void thread_res_169_V();
    void thread_res_169_V_ap_vld();
    void thread_res_16_V();
    void thread_res_16_V_ap_vld();
    void thread_res_170_V();
    void thread_res_170_V_ap_vld();
    void thread_res_171_V();
    void thread_res_171_V_ap_vld();
    void thread_res_172_V();
    void thread_res_172_V_ap_vld();
    void thread_res_173_V();
    void thread_res_173_V_ap_vld();
    void thread_res_174_V();
    void thread_res_174_V_ap_vld();
    void thread_res_175_V();
    void thread_res_175_V_ap_vld();
    void thread_res_176_V();
    void thread_res_176_V_ap_vld();
    void thread_res_177_V();
    void thread_res_177_V_ap_vld();
    void thread_res_178_V();
    void thread_res_178_V_ap_vld();
    void thread_res_179_V();
    void thread_res_179_V_ap_vld();
    void thread_res_17_V();
    void thread_res_17_V_ap_vld();
    void thread_res_180_V();
    void thread_res_180_V_ap_vld();
    void thread_res_181_V();
    void thread_res_181_V_ap_vld();
    void thread_res_182_V();
    void thread_res_182_V_ap_vld();
    void thread_res_183_V();
    void thread_res_183_V_ap_vld();
    void thread_res_184_V();
    void thread_res_184_V_ap_vld();
    void thread_res_185_V();
    void thread_res_185_V_ap_vld();
    void thread_res_186_V();
    void thread_res_186_V_ap_vld();
    void thread_res_187_V();
    void thread_res_187_V_ap_vld();
    void thread_res_188_V();
    void thread_res_188_V_ap_vld();
    void thread_res_189_V();
    void thread_res_189_V_ap_vld();
    void thread_res_18_V();
    void thread_res_18_V_ap_vld();
    void thread_res_190_V();
    void thread_res_190_V_ap_vld();
    void thread_res_191_V();
    void thread_res_191_V_ap_vld();
    void thread_res_192_V();
    void thread_res_192_V_ap_vld();
    void thread_res_193_V();
    void thread_res_193_V_ap_vld();
    void thread_res_194_V();
    void thread_res_194_V_ap_vld();
    void thread_res_195_V();
    void thread_res_195_V_ap_vld();
    void thread_res_196_V();
    void thread_res_196_V_ap_vld();
    void thread_res_197_V();
    void thread_res_197_V_ap_vld();
    void thread_res_198_V();
    void thread_res_198_V_ap_vld();
    void thread_res_199_V();
    void thread_res_199_V_ap_vld();
    void thread_res_19_V();
    void thread_res_19_V_ap_vld();
    void thread_res_1_V();
    void thread_res_1_V_ap_vld();
    void thread_res_20_V();
    void thread_res_20_V_ap_vld();
    void thread_res_21_V();
    void thread_res_21_V_ap_vld();
    void thread_res_22_V();
    void thread_res_22_V_ap_vld();
    void thread_res_23_V();
    void thread_res_23_V_ap_vld();
    void thread_res_24_V();
    void thread_res_24_V_ap_vld();
    void thread_res_25_V();
    void thread_res_25_V_ap_vld();
    void thread_res_26_V();
    void thread_res_26_V_ap_vld();
    void thread_res_27_V();
    void thread_res_27_V_ap_vld();
    void thread_res_28_V();
    void thread_res_28_V_ap_vld();
    void thread_res_29_V();
    void thread_res_29_V_ap_vld();
    void thread_res_2_V();
    void thread_res_2_V_ap_vld();
    void thread_res_30_V();
    void thread_res_30_V_ap_vld();
    void thread_res_31_V();
    void thread_res_31_V_ap_vld();
    void thread_res_32_V();
    void thread_res_32_V_ap_vld();
    void thread_res_33_V();
    void thread_res_33_V_ap_vld();
    void thread_res_34_V();
    void thread_res_34_V_ap_vld();
    void thread_res_35_V();
    void thread_res_35_V_ap_vld();
    void thread_res_36_V();
    void thread_res_36_V_ap_vld();
    void thread_res_37_V();
    void thread_res_37_V_ap_vld();
    void thread_res_38_V();
    void thread_res_38_V_ap_vld();
    void thread_res_39_V();
    void thread_res_39_V_ap_vld();
    void thread_res_3_V();
    void thread_res_3_V_ap_vld();
    void thread_res_40_V();
    void thread_res_40_V_ap_vld();
    void thread_res_41_V();
    void thread_res_41_V_ap_vld();
    void thread_res_42_V();
    void thread_res_42_V_ap_vld();
    void thread_res_43_V();
    void thread_res_43_V_ap_vld();
    void thread_res_44_V();
    void thread_res_44_V_ap_vld();
    void thread_res_45_V();
    void thread_res_45_V_ap_vld();
    void thread_res_46_V();
    void thread_res_46_V_ap_vld();
    void thread_res_47_V();
    void thread_res_47_V_ap_vld();
    void thread_res_48_V();
    void thread_res_48_V_ap_vld();
    void thread_res_49_V();
    void thread_res_49_V_ap_vld();
    void thread_res_4_V();
    void thread_res_4_V_ap_vld();
    void thread_res_50_V();
    void thread_res_50_V_ap_vld();
    void thread_res_51_V();
    void thread_res_51_V_ap_vld();
    void thread_res_52_V();
    void thread_res_52_V_ap_vld();
    void thread_res_53_V();
    void thread_res_53_V_ap_vld();
    void thread_res_54_V();
    void thread_res_54_V_ap_vld();
    void thread_res_55_V();
    void thread_res_55_V_ap_vld();
    void thread_res_56_V();
    void thread_res_56_V_ap_vld();
    void thread_res_57_V();
    void thread_res_57_V_ap_vld();
    void thread_res_58_V();
    void thread_res_58_V_ap_vld();
    void thread_res_59_V();
    void thread_res_59_V_ap_vld();
    void thread_res_5_V();
    void thread_res_5_V_ap_vld();
    void thread_res_60_V();
    void thread_res_60_V_ap_vld();
    void thread_res_61_V();
    void thread_res_61_V_ap_vld();
    void thread_res_62_V();
    void thread_res_62_V_ap_vld();
    void thread_res_63_V();
    void thread_res_63_V_ap_vld();
    void thread_res_64_V();
    void thread_res_64_V_ap_vld();
    void thread_res_65_V();
    void thread_res_65_V_ap_vld();
    void thread_res_66_V();
    void thread_res_66_V_ap_vld();
    void thread_res_67_V();
    void thread_res_67_V_ap_vld();
    void thread_res_68_V();
    void thread_res_68_V_ap_vld();
    void thread_res_69_V();
    void thread_res_69_V_ap_vld();
    void thread_res_6_V();
    void thread_res_6_V_ap_vld();
    void thread_res_70_V();
    void thread_res_70_V_ap_vld();
    void thread_res_71_V();
    void thread_res_71_V_ap_vld();
    void thread_res_72_V();
    void thread_res_72_V_ap_vld();
    void thread_res_73_V();
    void thread_res_73_V_ap_vld();
    void thread_res_74_V();
    void thread_res_74_V_ap_vld();
    void thread_res_75_V();
    void thread_res_75_V_ap_vld();
    void thread_res_76_V();
    void thread_res_76_V_ap_vld();
    void thread_res_77_V();
    void thread_res_77_V_ap_vld();
    void thread_res_78_V();
    void thread_res_78_V_ap_vld();
    void thread_res_79_V();
    void thread_res_79_V_ap_vld();
    void thread_res_7_V();
    void thread_res_7_V_ap_vld();
    void thread_res_80_V();
    void thread_res_80_V_ap_vld();
    void thread_res_81_V();
    void thread_res_81_V_ap_vld();
    void thread_res_82_V();
    void thread_res_82_V_ap_vld();
    void thread_res_83_V();
    void thread_res_83_V_ap_vld();
    void thread_res_84_V();
    void thread_res_84_V_ap_vld();
    void thread_res_85_V();
    void thread_res_85_V_ap_vld();
    void thread_res_86_V();
    void thread_res_86_V_ap_vld();
    void thread_res_87_V();
    void thread_res_87_V_ap_vld();
    void thread_res_88_V();
    void thread_res_88_V_ap_vld();
    void thread_res_89_V();
    void thread_res_89_V_ap_vld();
    void thread_res_8_V();
    void thread_res_8_V_ap_vld();
    void thread_res_90_V();
    void thread_res_90_V_ap_vld();
    void thread_res_91_V();
    void thread_res_91_V_ap_vld();
    void thread_res_92_V();
    void thread_res_92_V_ap_vld();
    void thread_res_93_V();
    void thread_res_93_V_ap_vld();
    void thread_res_94_V();
    void thread_res_94_V_ap_vld();
    void thread_res_95_V();
    void thread_res_95_V_ap_vld();
    void thread_res_96_V();
    void thread_res_96_V_ap_vld();
    void thread_res_97_V();
    void thread_res_97_V_ap_vld();
    void thread_res_98_V();
    void thread_res_98_V_ap_vld();
    void thread_res_99_V();
    void thread_res_99_V_ap_vld();
    void thread_res_9_V();
    void thread_res_9_V_ap_vld();
};

}

using namespace ap_rtl;

#endif
