Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar  3 09:28:08 2021
| Host         : LAPTOP-G8QFLMSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.438        0.000                      0                  182        0.105        0.000                      0                  182        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.438        0.000                      0                  182        0.105        0.000                      0                  182        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 TOP/pix_read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/pix_read_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 2.257ns (48.951%)  route 2.354ns (51.049%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.619     5.170    TOP/clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  TOP/pix_read_addr_reg[8]/Q
                         net (fo=4, routed)           1.001     6.690    TOP/pix_read_addr_reg[8]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.190 r  TOP/pix_read_addr0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    TOP/pix_read_addr0_inferred__1/i__carry__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.429 r  TOP/pix_read_addr0_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           1.353     8.781    TOP/data[11]
    SLICE_X6Y59          LUT3 (Prop_lut3_I1_O)        0.301     9.082 r  TOP/pix_read_addr[8]_i_2/O
                         net (fo=1, routed)           0.000     9.082    TOP/pix_read_addr[8]_i_2_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.458 r  TOP/pix_read_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    TOP/pix_read_addr_reg[8]_i_1_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.781 r  TOP/pix_read_addr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.781    TOP/pix_read_addr_reg[12]_i_1_n_6
    SLICE_X6Y60          FDRE                                         r  TOP/pix_read_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.502    14.873    TOP/clk_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  TOP/pix_read_addr_reg[13]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y60          FDRE (Setup_fdre_C_D)        0.109    15.219    TOP/pix_read_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 TOP/pix_read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/pix_read_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 2.153ns (47.773%)  route 2.354ns (52.227%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.619     5.170    TOP/clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  TOP/pix_read_addr_reg[8]/Q
                         net (fo=4, routed)           1.001     6.690    TOP/pix_read_addr_reg[8]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.190 r  TOP/pix_read_addr0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    TOP/pix_read_addr0_inferred__1/i__carry__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.429 r  TOP/pix_read_addr0_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           1.353     8.781    TOP/data[11]
    SLICE_X6Y59          LUT3 (Prop_lut3_I1_O)        0.301     9.082 r  TOP/pix_read_addr[8]_i_2/O
                         net (fo=1, routed)           0.000     9.082    TOP/pix_read_addr[8]_i_2_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.458 r  TOP/pix_read_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    TOP/pix_read_addr_reg[8]_i_1_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.677 r  TOP/pix_read_addr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.677    TOP/pix_read_addr_reg[12]_i_1_n_7
    SLICE_X6Y60          FDRE                                         r  TOP/pix_read_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.502    14.873    TOP/clk_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  TOP/pix_read_addr_reg[12]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y60          FDRE (Setup_fdre_C_D)        0.109    15.219    TOP/pix_read_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 TOP/pix_read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/pix_read_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 2.175ns (51.350%)  route 2.061ns (48.650%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.619     5.170    TOP/clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  TOP/pix_read_addr_reg[8]/Q
                         net (fo=4, routed)           1.001     6.690    TOP/pix_read_addr_reg[8]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.190 r  TOP/pix_read_addr0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    TOP/pix_read_addr0_inferred__1/i__carry__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.409 r  TOP/pix_read_addr0_inferred__1/i__carry__1/O[0]
                         net (fo=2, routed)           1.059     8.468    TOP/data[9]
    SLICE_X6Y59          LUT3 (Prop_lut3_I1_O)        0.295     8.763 r  TOP/pix_read_addr[8]_i_4/O
                         net (fo=1, routed)           0.000     8.763    TOP/pix_read_addr[8]_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.406 r  TOP/pix_read_addr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.406    TOP/pix_read_addr_reg[8]_i_1_n_4
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.502    14.873    TOP/clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[11]/C
                         clock pessimism              0.297    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.109    15.244    TOP/pix_read_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 TOP/pix_read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/pix_read_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 2.110ns (50.592%)  route 2.061ns (49.408%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.619     5.170    TOP/clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  TOP/pix_read_addr_reg[8]/Q
                         net (fo=4, routed)           1.001     6.690    TOP/pix_read_addr_reg[8]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.190 r  TOP/pix_read_addr0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    TOP/pix_read_addr0_inferred__1/i__carry__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.409 r  TOP/pix_read_addr0_inferred__1/i__carry__1/O[0]
                         net (fo=2, routed)           1.059     8.468    TOP/data[9]
    SLICE_X6Y59          LUT3 (Prop_lut3_I1_O)        0.295     8.763 r  TOP/pix_read_addr[8]_i_4/O
                         net (fo=1, routed)           0.000     8.763    TOP/pix_read_addr[8]_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.341 r  TOP/pix_read_addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.341    TOP/pix_read_addr_reg[8]_i_1_n_5
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.502    14.873    TOP/clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[10]/C
                         clock pessimism              0.297    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.109    15.244    TOP/pix_read_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 TOP/pix_read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/pix_read_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 2.350ns (60.422%)  route 1.539ns (39.578%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.620     5.171    TOP/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  TOP/pix_read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  TOP/pix_read_addr_reg[4]/Q
                         net (fo=3, routed)           0.696     6.386    TOP/pix_read_addr_reg[4]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.886 r  TOP/pix_read_addr0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.886    TOP/pix_read_addr0_inferred__1/i__carry_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  TOP/pix_read_addr0_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.843     8.052    TOP/data[6]
    SLICE_X6Y58          LUT3 (Prop_lut3_I1_O)        0.306     8.358 r  TOP/pix_read_addr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.358    TOP/pix_read_addr[4]_i_4_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.738 r  TOP/pix_read_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    TOP/pix_read_addr_reg[4]_i_1_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.061 r  TOP/pix_read_addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.061    TOP/pix_read_addr_reg[8]_i_1_n_6
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.502    14.873    TOP/clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[9]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.109    15.219    TOP/pix_read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 TOP/pix_read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/pix_read_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 2.246ns (59.335%)  route 1.539ns (40.665%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.620     5.171    TOP/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  TOP/pix_read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  TOP/pix_read_addr_reg[4]/Q
                         net (fo=3, routed)           0.696     6.386    TOP/pix_read_addr_reg[4]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.886 r  TOP/pix_read_addr0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.886    TOP/pix_read_addr0_inferred__1/i__carry_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  TOP/pix_read_addr0_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.843     8.052    TOP/data[6]
    SLICE_X6Y58          LUT3 (Prop_lut3_I1_O)        0.306     8.358 r  TOP/pix_read_addr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.358    TOP/pix_read_addr[4]_i_4_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.738 r  TOP/pix_read_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    TOP/pix_read_addr_reg[4]_i_1_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.957 r  TOP/pix_read_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.957    TOP/pix_read_addr_reg[8]_i_1_n_7
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.502    14.873    TOP/clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[8]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.109    15.219    TOP/pix_read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 TOP/pix_read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/pix_read_addr_reg_rep[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.640ns (44.350%)  route 2.058ns (55.650%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.619     5.170    TOP/clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  TOP/pix_read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  TOP/pix_read_addr_reg[8]/Q
                         net (fo=4, routed)           1.001     6.690    TOP/pix_read_addr_reg[8]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.190 r  TOP/pix_read_addr0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    TOP/pix_read_addr0_inferred__1/i__carry__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  TOP/pix_read_addr0_inferred__1/i__carry__1/O[3]
                         net (fo=2, routed)           1.057     8.561    TOP/data[12]
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.307     8.868 r  TOP/pix_read_addr_rep[12]_i_1/O
                         net (fo=1, routed)           0.000     8.868    TOP/pix_read_addr_rep[12]_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  TOP/pix_read_addr_reg_rep[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.501    14.872    TOP/clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  TOP/pix_read_addr_reg_rep[12]/C
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.031    15.140    TOP/pix_read_addr_reg_rep[12]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 CPT/compteur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPT/compteur_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 2.082ns (55.824%)  route 1.648ns (44.176%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.103    CPT/clk_IBUF_BUFG
    SLICE_X10Y61         FDCE                                         r  CPT/compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDCE (Prop_fdce_C_Q)         0.478     5.581 r  CPT/compteur_reg[1]/Q
                         net (fo=4, routed)           0.824     6.405    CPT/Q[1]
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.232 r  CPT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.232    CPT/plusOp_carry_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  CPT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.346    CPT/plusOp_carry__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  CPT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.460    CPT/plusOp_carry__1_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.682 r  CPT/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.824     8.506    CPT/plusOp_carry__2_n_7
    SLICE_X8Y63          LUT2 (Prop_lut2_I0_O)        0.327     8.833 r  CPT/compteur[13]_i_1/O
                         net (fo=1, routed)           0.000     8.833    CPT/compteur[13]
    SLICE_X8Y63          FDCE                                         r  CPT/compteur_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.432    14.803    CPT/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  CPT/compteur_reg[13]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X8Y63          FDCE (Setup_fdce_C_D)        0.118    15.145    CPT/compteur_reg[13]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 CPT/compteur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPT/compteur_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 2.056ns (55.767%)  route 1.631ns (44.233%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.552     5.103    CPT/clk_IBUF_BUFG
    SLICE_X10Y61         FDCE                                         r  CPT/compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDCE (Prop_fdce_C_Q)         0.478     5.581 r  CPT/compteur_reg[1]/Q
                         net (fo=4, routed)           0.824     6.405    CPT/Q[1]
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.232 r  CPT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.232    CPT/plusOp_carry_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  CPT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.346    CPT/plusOp_carry__0_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.680 r  CPT/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.807     8.487    CPT/plusOp_carry__1_n_6
    SLICE_X8Y63          LUT2 (Prop_lut2_I0_O)        0.303     8.790 r  CPT/compteur[10]_i_1/O
                         net (fo=1, routed)           0.000     8.790    CPT/compteur[10]
    SLICE_X8Y63          FDCE                                         r  CPT/compteur_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.432    14.803    CPT/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  CPT/compteur_reg[10]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X8Y63          FDCE (Setup_fdce_C_D)        0.077    15.104    CPT/compteur_reg[10]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 TOP/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/pix_read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 1.075ns (32.531%)  route 2.230ns (67.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.618     5.169    TOP/clk_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  TOP/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.419     5.588 f  TOP/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.689     6.278    TOP/h_counter_reg_n_0_[0]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.329     6.607 f  TOP/pix_read_addr_rep[13]_i_4/O
                         net (fo=2, routed)           0.647     7.254    TOP/pix_read_addr_rep[13]_i_4_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.327     7.581 r  TOP/pix_read_addr_rep[13]_i_2/O
                         net (fo=24, routed)          0.893     8.474    TOP/pix_read_addr_rep[13]_i_2_n_0
    SLICE_X9Y58          FDRE                                         r  TOP/pix_read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.436    14.807    TOP/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  TOP/pix_read_addr_reg[3]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X9Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.826    TOP/pix_read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 CPT/compteur_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/screen_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.546%)  route 0.181ns (52.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.559     1.472    CPT/clk_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  CPT/compteur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  CPT/compteur_reg[7]/Q
                         net (fo=4, routed)           0.181     1.817    TOP/ADDR[7]
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.027    TOP/clk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.712    TOP/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CPT/compteur_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/screen_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.320%)  route 0.183ns (52.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.558     1.471    CPT/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  CPT/compteur_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  CPT/compteur_reg[11]/Q
                         net (fo=4, routed)           0.183     1.818    TOP/ADDR[11]
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.027    TOP/clk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.712    TOP/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 TOP/pix_read_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/screen_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.635%)  route 0.255ns (64.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.561     1.474    TOP/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  TOP/pix_read_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  TOP/pix_read_addr_reg_rep[4]/Q
                         net (fo=2, routed)           0.255     1.870    TOP/pix_read_addr[4]
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.030    TOP/clk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/CLKBWRCLK
                         clock pessimism             -0.498     1.532    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.715    TOP/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 TOP/pix_read_addr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/screen_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.583%)  route 0.222ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.561     1.474    TOP/clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  TOP/pix_read_addr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  TOP/pix_read_addr_reg_rep[9]/Q
                         net (fo=2, routed)           0.222     1.824    TOP/pix_read_addr[9]
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.030    TOP/clk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/CLKBWRCLK
                         clock pessimism             -0.498     1.532    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.129     1.661    TOP/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 TOP/pix_read_addr_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/screen_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.266%)  route 0.259ns (64.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.587     1.500    TOP/clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  TOP/pix_read_addr_reg_rep[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  TOP/pix_read_addr_reg_rep[12]/Q
                         net (fo=2, routed)           0.259     1.900    TOP/pix_read_addr[12]
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.030    TOP/clk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/CLKBWRCLK
                         clock pessimism             -0.478     1.552    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.735    TOP/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 TOP/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/pix_read_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.197%)  route 0.099ns (34.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.587     1.500    TOP/clk_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  TOP/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  TOP/h_counter_reg[3]/Q
                         net (fo=7, routed)           0.099     1.741    TOP/h_counter_reg_n_0_[3]
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  TOP/pix_read_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    TOP/pix_read_addr[0]_i_1_n_0
    SLICE_X5Y61          FDRE                                         r  TOP/pix_read_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.858     2.016    TOP/clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  TOP/pix_read_addr_reg[0]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.092     1.605    TOP/pix_read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 TOP/pix_read_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/screen_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.413%)  route 0.281ns (66.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.561     1.474    TOP/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  TOP/pix_read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  TOP/pix_read_addr_reg[3]/Q
                         net (fo=4, routed)           0.281     1.896    TOP/pix_read_addr[3]
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.030    TOP/clk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/CLKBWRCLK
                         clock pessimism             -0.498     1.532    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.715    TOP/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 TOP/pix_read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/screen_reg_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.947%)  route 0.287ns (67.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.561     1.474    TOP/clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  TOP/pix_read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  TOP/pix_read_addr_reg[1]/Q
                         net (fo=4, routed)           0.287     1.902    TOP/pix_read_addr[1]
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.030    TOP/clk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/CLKBWRCLK
                         clock pessimism             -0.498     1.532    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.715    TOP/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 TOP/pix_read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/screen_reg_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.246%)  route 0.283ns (66.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.587     1.500    TOP/clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  TOP/pix_read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  TOP/pix_read_addr_reg[0]/Q
                         net (fo=4, routed)           0.283     1.925    TOP/pix_read_addr[0]
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.030    TOP/clk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/CLKBWRCLK
                         clock pessimism             -0.478     1.552    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.735    TOP/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CPT/compteur_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/screen_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.197%)  route 0.250ns (62.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.560     1.473    CPT/clk_IBUF_BUFG
    SLICE_X10Y61         FDCE                                         r  CPT/compteur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDCE (Prop_fdce_C_Q)         0.148     1.621 r  CPT/compteur_reg[3]/Q
                         net (fo=4, routed)           0.250     1.871    TOP/ADDR[3]
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.027    TOP/clk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  TOP/screen_reg_1/CLKARDCLK
                         clock pessimism             -0.478     1.549    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     1.678    TOP/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24    TOP/screen_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13    TOP/screen_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24    TOP/screen_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    TOP/screen_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y61    CPT/compteur_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y63     CPT/compteur_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y63     CPT/compteur_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y63     CPT/compteur_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y63     CPT/compteur_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y63     CPT/compteur_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y63     CPT/compteur_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y63     CPT/compteur_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y63     CPT/compteur_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y65     TOP/TOP_display_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62     TOP/TOP_line_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y63     TOP/VGA_hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61     TOP/h_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61     TOP/h_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61     TOP/h_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61    CPT/compteur_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61    CPT/compteur_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61    CPT/compteur_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y61    CPT/compteur_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y65     TOP/TOP_display_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60     TOP/pix_read_addr_reg_rep[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y58     TOP/pix_read_addr_reg_rep[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y58     TOP/pix_read_addr_reg_rep[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y59     TOP/pix_read_addr_reg_rep[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y66     TOP/v_counter_reg[0]/C



