Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 27 14:28:58 2023
| Host         : LAPTOP-ADPEJ7RL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SCPU_TOP_control_sets_placed.rpt
| Design       : SCPU_TOP
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    58 |
| Unused register locations in slices containing registers |   189 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            9 |
|      3 |           12 |
|      4 |            1 |
|      5 |            2 |
|      8 |            9 |
|     11 |            1 |
|     15 |            2 |
|    16+ |           20 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             283 |          231 |
| No           | No                    | Yes                    |             738 |          241 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             362 |          320 |
| Yes          | No                    | Yes                    |             220 |          143 |
| Yes          | Yes                   | No                     |              16 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------+-------------------------+------------------+----------------+
|     Clock Signal    |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------+-------------------------+-------------------------+------------------+----------------+
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_0  | u_seg7x16/rstn          |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_0  | u_seg7x16/rstn          |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[3][30]_i_1_n_0  | U_RF/rf[31][31]_i_2_n_0 |                1 |              2 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_0  | U_RF/rstn               |                2 |              2 |
|  Clk_CPU_BUFG       | U_RF/rf[7][31]_i_1_n_0  | U_RF/rstn               |                2 |              2 |
|  Clk_CPU_BUFG       | U_RF/rf[3][30]_i_1_n_0  | U_RF/rstn               |                2 |              2 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_0  | U_RF/rstn               |                2 |              2 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_0  | U_RF/rstn               |                1 |              2 |
|  Clk_CPU_BUFG       | U_RF/rf[5][31]_i_1_n_0  | U_RF/rstn               |                1 |              2 |
|  Clk_CPU_BUFG       | dmem_data[31]_i_1_n_0   | u_seg7x16/rstn          |                1 |              2 |
|  Clk_CPU_BUFG       | sw_i_IBUF[13]           | u_seg7x16/rstn          |                1 |              2 |
|  u_seg7x16/seg7_clk |                         | u_seg7x16/rstn          |                1 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[3][30]_i_1_n_0  | U_RF/rf[31][29]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_0  | U_RF/rf[31][29]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_0  | U_RF/rf[31][31]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_0  | U_RF/rf[31][29]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[7][31]_i_1_n_0  | U_RF/rf[31][29]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[7][31]_i_1_n_0  | U_RF/rf[31][31]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_0  | U_RF/rf[31][31]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_0  | U_RF/rf[31][31]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_0  | U_RF/rf[31][29]_i_2_n_0 |                1 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[5][31]_i_1_n_0  | U_RF/rf[31][31]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[5][31]_i_1_n_0  | U_RF/rf[31][29]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG       | rom_addr[3]_i_1_n_0     | U_RF/rstn               |                1 |              4 |
|  Clk_CPU_BUFG       | sw_i_IBUF[11]           | U_RF/rstn               |                2 |              5 |
|  Clk_CPU_BUFG       | sw_i_IBUF[13]           | U_RF/rstn_0             |                1 |              5 |
|  Clk_CPU_BUFG       | U_ALU/dmem[66][7]_i_4_0 | U_ALU/dmem[66][7]_i_2_0 |                2 |              8 |
|  Clk_CPU_BUFG       | U_RF/rf[5][31]_i_1_n_0  | U_RF/rstn_0             |                7 |              8 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_0  | U_RF/rstn_0             |                7 |              8 |
|  Clk_CPU_BUFG       | U_RF/rf[7][31]_i_1_n_0  | U_RF/rstn_0             |                7 |              8 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_0  | U_RF/rstn_0             |                7 |              8 |
|  Clk_CPU_BUFG       | U_ALU/dmem[0][7]_i_4_0  | U_ALU/dmem[0][7]_i_2_0  |                6 |              8 |
|  Clk_CPU_BUFG       | U_RF/rf[3][30]_i_1_n_0  | U_RF/rstn_0             |                5 |              8 |
|  Clk_CPU_BUFG       | U_ALU/dmem[65][7]_i_3_0 |                         |                8 |              8 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_0  | U_RF/rstn_0             |                5 |              8 |
|  Clk_CPU_BUFG       | dmem_data[31]_i_1_n_0   | U_RF/rstn               |                2 |             11 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_0  | U_RF/rf[16][4]_i_2_n_0  |               10 |             15 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_0  | U_RF/rf[16][4]_i_2_n_0  |                8 |             15 |
|  Clk_CPU_BUFG       | U_RF/rf[7][31]_i_1_n_0  | U_RF/rf[16][4]_i_2_n_0  |               11 |             16 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_0  | U_RF/rf[16][4]_i_2_n_0  |               11 |             16 |
|  Clk_CPU_BUFG       | U_RF/rf[3][30]_i_1_n_0  | U_RF/rf[16][4]_i_2_n_0  |               10 |             16 |
|  Clk_CPU_BUFG       | U_RF/rf[5][31]_i_1_n_0  | U_RF/rf[16][4]_i_2_n_0  |               12 |             16 |
|  Clk_CPU_BUFG       |                         | U_RF/rstn_0             |                8 |             18 |
|  Clk_CPU_BUFG       |                         | U_RF/rstn               |                7 |             21 |
|  Clk_CPU_BUFG       |                         | U_RF/rf[31][29]_i_2_n_0 |                9 |             27 |
|  Clk_CPU_BUFG       |                         | U_RF/rf[31][31]_i_2_n_0 |               11 |             28 |
|  Clk_CPU_BUFG       | reg_data                |                         |               15 |             29 |
|  ALUOp_BUFG[1]      |                         |                         |                8 |             32 |
|  Clk_CPU_BUFG       | p_0_in__0               |                         |               14 |             32 |
|  Clk_CPU_BUFG       |                         | U_RF/rf[31][15]_i_2_n_0 |               20 |             78 |
|  clk_IBUF_BUFG      |                         | u_seg7x16/rstn          |               24 |             83 |
|  Clk_CPU_BUFG       |                         | U_RF/rf[29][23]_i_2_n_0 |               23 |             87 |
|  Clk_CPU_BUFG       |                         | U_RF/rf[18][23]_i_2_n_0 |               30 |             87 |
|  Clk_CPU_BUFG       |                         | U_RF/rf[13][15]_i_2_n_0 |               37 |            102 |
|  Clk_CPU_BUFG       |                         | U_RF/rf[27][15]_i_2_n_0 |               34 |            102 |
|  Clk_CPU_BUFG       |                         | U_RF/rf[20][15]_i_2_n_0 |               37 |            102 |
|  Clk_CPU_BUFG       |                         |                         |              223 |            251 |
|  Clk_CPU_BUFG       | U_DM/EXTOp[3]           |                         |              283 |            293 |
+---------------------+-------------------------+-------------------------+------------------+----------------+


