--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.330ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLK2X
  Logical resource: PLL_250_INST/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: PLL_250_INST/clk2x
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clk2x = PERIOD TIMEGRP "PLL_250_INST_clk2x" 
TS_CLOCK / 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 105 paths analyzed, 77 endpoints analyzed, 13 failing endpoints
 13 timing errors detected. (13 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.802ns.
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/txbuf_l_4 (SLICE_X58Y89.B5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          DIGIF_INST/txbuf_l_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.781ns (Levels of Logic = 2)
  Clock Path Skew:      -3.507ns (0.366 - 3.873)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.514ns

  Clock Uncertainty:          0.514ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.518ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to DIGIF_INST/txbuf_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y87.AQ      Tcko                  0.408   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X58Y88.A6      net (fanout=19)       0.369   d_digif_serial_rst_OBUF
    SLICE_X58Y88.A       Tilo                  0.205   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311
    SLICE_X58Y89.B5      net (fanout=2)        0.458   DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
    SLICE_X58Y89.CLK     Tas                   0.341   DIGIF_INST/txbuf_l<4>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT51
                                                       DIGIF_INST/txbuf_l_4
    -------------------------------------------------  ---------------------------
    Total                                      1.781ns (0.954ns logic, 0.827ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_2 (FF)
  Destination:          DIGIF_INST/txbuf_l_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.192ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_2 to DIGIF_INST/txbuf_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.DMUX    Tshcko                0.488   DIGIF_INST/SERIALIZE.wrd_cntr<1>
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_2
    SLICE_X58Y88.A2      net (fanout=12)       0.700   DIGIF_INST/SERIALIZE.wrd_cntr<2>
    SLICE_X58Y88.A       Tilo                  0.205   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311
    SLICE_X58Y89.B5      net (fanout=2)        0.458   DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
    SLICE_X58Y89.CLK     Tas                   0.341   DIGIF_INST/txbuf_l<4>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT51
                                                       DIGIF_INST/txbuf_l_4
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (1.034ns logic, 1.158ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_0 (FF)
  Destination:          DIGIF_INST/txbuf_l_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.165ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_0 to DIGIF_INST/txbuf_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.CQ      Tcko                  0.447   DIGIF_INST/SERIALIZE.wrd_cntr<1>
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_0
    SLICE_X58Y88.A1      net (fanout=6)        0.714   DIGIF_INST/SERIALIZE.wrd_cntr<0>
    SLICE_X58Y88.A       Tilo                  0.205   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311
    SLICE_X58Y89.B5      net (fanout=2)        0.458   DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
    SLICE_X58Y89.CLK     Tas                   0.341   DIGIF_INST/txbuf_l<4>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT51
                                                       DIGIF_INST/txbuf_l_4
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (0.993ns logic, 1.172ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/txbuf_m_4 (SLICE_X58Y88.B5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          DIGIF_INST/txbuf_m_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.681ns (Levels of Logic = 2)
  Clock Path Skew:      -3.509ns (0.364 - 3.873)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.514ns

  Clock Uncertainty:          0.514ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.518ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to DIGIF_INST/txbuf_m_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y87.AQ      Tcko                  0.408   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X58Y88.A6      net (fanout=19)       0.369   d_digif_serial_rst_OBUF
    SLICE_X58Y88.A       Tilo                  0.205   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311
    SLICE_X58Y88.B5      net (fanout=2)        0.358   DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
    SLICE_X58Y88.CLK     Tas                   0.341   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_m[4]_txbuf_m[4]_mux_9_OUT51
                                                       DIGIF_INST/txbuf_m_4
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (0.954ns logic, 0.727ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_2 (FF)
  Destination:          DIGIF_INST/txbuf_m_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.092ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_2 to DIGIF_INST/txbuf_m_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.DMUX    Tshcko                0.488   DIGIF_INST/SERIALIZE.wrd_cntr<1>
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_2
    SLICE_X58Y88.A2      net (fanout=12)       0.700   DIGIF_INST/SERIALIZE.wrd_cntr<2>
    SLICE_X58Y88.A       Tilo                  0.205   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311
    SLICE_X58Y88.B5      net (fanout=2)        0.358   DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
    SLICE_X58Y88.CLK     Tas                   0.341   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_m[4]_txbuf_m[4]_mux_9_OUT51
                                                       DIGIF_INST/txbuf_m_4
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (1.034ns logic, 1.058ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_0 (FF)
  Destination:          DIGIF_INST/txbuf_m_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_0 to DIGIF_INST/txbuf_m_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.CQ      Tcko                  0.447   DIGIF_INST/SERIALIZE.wrd_cntr<1>
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_0
    SLICE_X58Y88.A1      net (fanout=6)        0.714   DIGIF_INST/SERIALIZE.wrd_cntr<0>
    SLICE_X58Y88.A       Tilo                  0.205   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311
    SLICE_X58Y88.B5      net (fanout=2)        0.358   DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
    SLICE_X58Y88.CLK     Tas                   0.341   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_m[4]_txbuf_m[4]_mux_9_OUT51
                                                       DIGIF_INST/txbuf_m_4
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.993ns logic, 1.072ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/txbuf_l_2 (SLICE_X58Y89.B5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          DIGIF_INST/txbuf_l_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.653ns (Levels of Logic = 2)
  Clock Path Skew:      -3.507ns (0.366 - 3.873)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.514ns

  Clock Uncertainty:          0.514ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.518ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to DIGIF_INST/txbuf_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y87.AQ      Tcko                  0.408   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X58Y88.A6      net (fanout=19)       0.369   d_digif_serial_rst_OBUF
    SLICE_X58Y88.A       Tilo                  0.205   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311
    SLICE_X58Y89.B5      net (fanout=2)        0.458   DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
    SLICE_X58Y89.CLK     Tas                   0.213   DIGIF_INST/txbuf_l<4>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
                                                       DIGIF_INST/txbuf_l_2
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.826ns logic, 0.827ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_2 (FF)
  Destination:          DIGIF_INST/txbuf_l_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.064ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_2 to DIGIF_INST/txbuf_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.DMUX    Tshcko                0.488   DIGIF_INST/SERIALIZE.wrd_cntr<1>
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_2
    SLICE_X58Y88.A2      net (fanout=12)       0.700   DIGIF_INST/SERIALIZE.wrd_cntr<2>
    SLICE_X58Y88.A       Tilo                  0.205   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311
    SLICE_X58Y89.B5      net (fanout=2)        0.458   DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
    SLICE_X58Y89.CLK     Tas                   0.213   DIGIF_INST/txbuf_l<4>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
                                                       DIGIF_INST/txbuf_l_2
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.906ns logic, 1.158ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_0 (FF)
  Destination:          DIGIF_INST/txbuf_l_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.037ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_0 to DIGIF_INST/txbuf_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.CQ      Tcko                  0.447   DIGIF_INST/SERIALIZE.wrd_cntr<1>
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_0
    SLICE_X58Y88.A1      net (fanout=6)        0.714   DIGIF_INST/SERIALIZE.wrd_cntr<0>
    SLICE_X58Y88.A       Tilo                  0.205   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT311
    SLICE_X58Y89.B5      net (fanout=2)        0.458   DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
    SLICE_X58Y89.CLK     Tas                   0.213   DIGIF_INST/txbuf_l<4>
                                                       DIGIF_INST/Mmux_txbuf_l[4]_txbuf_l[4]_mux_10_OUT31
                                                       DIGIF_INST/txbuf_l_2
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (0.865ns logic, 1.172ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clk2x = PERIOD TIMEGRP "PLL_250_INST_clk2x" TS_CLOCK / 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/d_digif_msb_data (SLICE_X58Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/txbuf_m_5 (FF)
  Destination:          DIGIF_INST/d_digif_msb_data (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         CLOCK_200 rising at 5.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/txbuf_m_5 to DIGIF_INST/d_digif_msb_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.BQ      Tcko                  0.198   DIGIF_INST/txbuf_m<3>
                                                       DIGIF_INST/txbuf_m_5
    SLICE_X58Y88.AX      net (fanout=2)        0.200   DIGIF_INST/txbuf_m<5>
    SLICE_X58Y88.CLK     Tckdi       (-Th)    -0.048   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/d_digif_msb_data
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.246ns logic, 0.200ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/flag_data (SLICE_X59Y87.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/flag_data (FF)
  Destination:          DIGIF_INST/flag_data (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_200 rising at 5.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/flag_data to DIGIF_INST/flag_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y87.DQ      Tcko                  0.198   DIGIF_INST/flag_data
                                                       DIGIF_INST/flag_data
    SLICE_X59Y87.D6      net (fanout=11)       0.061   DIGIF_INST/flag_data
    SLICE_X59Y87.CLK     Tah         (-Th)    -0.215   DIGIF_INST/flag_data
                                                       DIGIF_INST/flag_data_rstpot
                                                       DIGIF_INST/flag_data
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.413ns logic, 0.061ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/txbuf_m_4 (SLICE_X58Y88.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/txbuf_m_3 (FF)
  Destination:          DIGIF_INST/txbuf_m_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         CLOCK_200 rising at 5.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/txbuf_m_3 to DIGIF_INST/txbuf_m_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.CQ      Tcko                  0.198   DIGIF_INST/txbuf_m<3>
                                                       DIGIF_INST/txbuf_m_3
    SLICE_X58Y88.B4      net (fanout=1)        0.120   DIGIF_INST/txbuf_m<3>
    SLICE_X58Y88.CLK     Tah         (-Th)    -0.190   DIGIF_INST/txbuf_l<5>
                                                       DIGIF_INST/Mmux_txbuf_m[4]_txbuf_m[4]_mux_9_OUT51
                                                       DIGIF_INST/txbuf_m_4
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.388ns logic, 0.120ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clk2x = PERIOD TIMEGRP "PLL_250_INST_clk2x" TS_CLOCK / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: PLL_250_INST/clkout3_buf/I0
  Logical resource: PLL_250_INST/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: PLL_250_INST/clk2x
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/txbuf_l<5>/CLK
  Logical resource: DIGIF_INST/d_digif_msb_data/CK
  Location pin: SLICE_X58Y88.CLK
  Clock network: CLOCK_200
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: DIGIF_INST/txbuf_l<5>/SR
  Logical resource: DIGIF_INST/d_digif_msb_data/SR
  Location pin: SLICE_X58Y88.SR
  Clock network: RESET_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" 
TS_CLOCK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13977 paths analyzed, 7694 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.401ns.
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN (SLICE_X53Y62.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.377ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.789 - 0.820)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y23.DOADO5   Trcko_DOA             1.650   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X53Y60.B6      net (fanout=4)        1.865   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<5>
    SLICE_X53Y60.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0113_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0113_inv1
    SLICE_X53Y62.CE      net (fanout=1)        0.308   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0113_inv
    SLICE_X53Y62.CLK     Tceck                 0.295   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (2.204ns logic, 2.173ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.159ns (0.789 - 0.948)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.AMUX    Tshcko                0.488   FX3_SLAVE_INST/IMAGE_OUT_INST/Mmux_I_PRESENT_STATE[3]_X_68_o_wide_mux_34_OUT101
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X53Y60.B4      net (fanout=2)        2.105   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X53Y60.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0113_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0113_inv1
    SLICE_X53Y62.CE      net (fanout=1)        0.308   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0113_inv
    SLICE_X53Y62.CLK     Tceck                 0.295   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (1.042ns logic, 2.413ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.270ns (Levels of Logic = 1)
  Clock Path Skew:      -0.105ns (0.789 - 0.894)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y67.AQ      Tcko                  0.391   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X53Y60.B1      net (fanout=47)       1.017   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X53Y60.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0113_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0113_inv1
    SLICE_X53Y62.CE      net (fanout=1)        0.308   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0113_inv
    SLICE_X53Y62.CLK     Tceck                 0.295   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
    -------------------------------------------------  ---------------------------
    Total                                      2.270ns (0.945ns logic, 1.325ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X1Y1.ADDRAWRADDR12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.946 - 0.902)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X40Y30.BQ          Tcko                  0.447   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<9>
                                                           BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9
    RAMB8_X1Y1.ADDRAWRADDR12 net (fanout=7)        3.652   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<9>
    RAMB8_X1Y1.CLKAWRCLK     Trcck_ADDRA           0.350   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                           BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          4.449ns (0.797ns logic, 3.652ns route)
                                                           (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 (SLICE_X53Y67.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.869 - 0.820)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y23.DOADO5   Trcko_DOA             1.650   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X53Y67.A4      net (fanout=4)        2.439   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<5>
    SLICE_X53Y67.CLK     Tas                   0.322   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1-In1
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.411ns (1.972ns logic, 2.439ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y66.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.069 - 0.062)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y134.AQ    Tcko                  0.198   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1
    RAMB16_X4Y66.ADDRB5  net (fanout=8)        0.185   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<1>
    RAMB16_X4Y66.CLKB    Trckc_ADDRB (-Th)     0.066   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.132ns logic, 0.185ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y32.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_10 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_10 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y64.AQ      Tcko                  0.200   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<13>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_10
    RAMB16_X3Y32.ADDRA13 net (fanout=31)       0.186   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<10>
    RAMB16_X3Y32.CLKA    Trckc_ADDRA (-Th)     0.066   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.134ns logic, 0.186ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 (SLICE_X97Y145.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.079 - 0.073)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y145.AQ     Tcko                  0.200   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    SLICE_X97Y145.SR     net (fanout=6)        0.266   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    SLICE_X97Y145.CLK    Tcksr       (-Th)     0.131   I_DUAL_FIFO_LINE_COMBINE/I_DATA_OUT_SEG<8><11>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.069ns logic, 0.266ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y23.CLKAWRCLK
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y0.CLKAWRCLK
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y8.CLKAWRCLK
  Clock network: CLOCK_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout1" TS_CLOCK /         0.333333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6538 paths analyzed, 4632 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.562ns.
--------------------------------------------------------------------------------

Paths for end point d_digif_serial_rst (SLICE_X58Y87.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          d_digif_serial_rst (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.030ns (Levels of Logic = 1)
  Clock Path Skew:      3.420ns (3.297 - -0.123)
  Source Clock:         CLOCK_100 falling at 25.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to d_digif_serial_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y23.DOADO4   Trcko_DOA             1.650   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X57Y79.C5      net (fanout=2)        2.874   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<4>
    SLICE_X57Y79.C       Tilo                  0.259   LVAL_SEQ_PWR_7_o_OR_177_o
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X58Y87.CE      net (fanout=3)        0.912   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X58Y87.CLK     Tceck                 0.335   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    -------------------------------------------------  ---------------------------
    Total                                      6.030ns (2.244ns logic, 3.786ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          d_digif_serial_rst (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.218ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to d_digif_serial_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y87.AQ      Tcko                  0.408   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X57Y79.C3      net (fanout=19)       1.153   d_digif_serial_rst_OBUF
    SLICE_X57Y79.C       Tilo                  0.259   LVAL_SEQ_PWR_7_o_OR_177_o
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X58Y87.CE      net (fanout=3)        0.912   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X58Y87.CLK     Tceck                 0.335   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (1.002ns logic, 2.065ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVAL_SEQ_OLD (FF)
  Destination:          d_digif_serial_rst (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.912 - 0.893)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.218ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVAL_SEQ_OLD to d_digif_serial_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y76.AQ      Tcko                  0.447   LVAL_SEQ_OLD
                                                       LVAL_SEQ_OLD
    SLICE_X57Y79.C6      net (fanout=1)        0.469   LVAL_SEQ_OLD
    SLICE_X57Y79.C       Tilo                  0.259   LVAL_SEQ_PWR_7_o_OR_177_o
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X58Y87.CE      net (fanout=3)        0.912   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X58Y87.CLK     Tceck                 0.335   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (1.041ns logic, 1.381ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_4 (SLICE_X58Y86.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.861ns (Levels of Logic = 1)
  Clock Path Skew:      3.422ns (3.299 - -0.123)
  Source Clock:         CLOCK_100 falling at 25.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y23.DOADO4   Trcko_DOA             1.650   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X57Y79.C5      net (fanout=2)        2.874   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<4>
    SLICE_X57Y79.C       Tilo                  0.259   LVAL_SEQ_PWR_7_o_OR_177_o
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X58Y86.CE      net (fanout=3)        0.743   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X58Y86.CLK     Tceck                 0.335   GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt<7>
                                                       GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      5.861ns (2.244ns logic, 3.617ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.898ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.218ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y87.AQ      Tcko                  0.408   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X57Y79.C3      net (fanout=19)       1.153   d_digif_serial_rst_OBUF
    SLICE_X57Y79.C       Tilo                  0.259   LVAL_SEQ_PWR_7_o_OR_177_o
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X58Y86.CE      net (fanout=3)        0.743   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X58Y86.CLK     Tceck                 0.335   GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt<7>
                                                       GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (1.002ns logic, 1.896ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVAL_SEQ_OLD (FF)
  Destination:          GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.253ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.914 - 0.893)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.218ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVAL_SEQ_OLD to GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y76.AQ      Tcko                  0.447   LVAL_SEQ_OLD
                                                       LVAL_SEQ_OLD
    SLICE_X57Y79.C6      net (fanout=1)        0.469   LVAL_SEQ_OLD
    SLICE_X57Y79.C       Tilo                  0.259   LVAL_SEQ_PWR_7_o_OR_177_o
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X58Y86.CE      net (fanout=3)        0.743   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X58Y86.CLK     Tceck                 0.335   GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt<7>
                                                       GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (1.041ns logic, 1.212ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_0 (SLICE_X58Y85.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.843ns (Levels of Logic = 1)
  Clock Path Skew:      3.424ns (3.301 - -0.123)
  Source Clock:         CLOCK_100 falling at 25.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y23.DOADO4   Trcko_DOA             1.650   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X57Y79.C5      net (fanout=2)        2.874   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<4>
    SLICE_X57Y79.C       Tilo                  0.259   LVAL_SEQ_PWR_7_o_OR_177_o
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X58Y85.CE      net (fanout=3)        0.725   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X58Y85.CLK     Tceck                 0.335   GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt<3>
                                                       GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (2.244ns logic, 3.599ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.880ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.146 - 0.151)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.218ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y87.AQ      Tcko                  0.408   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X57Y79.C3      net (fanout=19)       1.153   d_digif_serial_rst_OBUF
    SLICE_X57Y79.C       Tilo                  0.259   LVAL_SEQ_PWR_7_o_OR_177_o
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X58Y85.CE      net (fanout=3)        0.725   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X58Y85.CLK     Tceck                 0.335   GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt<3>
                                                       GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (1.002ns logic, 1.878ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LVAL_SEQ_OLD (FF)
  Destination:          GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.235ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.916 - 0.893)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.218ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LVAL_SEQ_OLD to GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y76.AQ      Tcko                  0.447   LVAL_SEQ_OLD
                                                       LVAL_SEQ_OLD
    SLICE_X57Y79.C6      net (fanout=1)        0.469   LVAL_SEQ_OLD
    SLICE_X57Y79.C       Tilo                  0.259   LVAL_SEQ_PWR_7_o_OR_177_o
                                                       LVAL_SEQ_PWR_7_o_OR_177_o1
    SLICE_X58Y85.CE      net (fanout=3)        0.725   LVAL_SEQ_PWR_7_o_OR_177_o
    SLICE_X58Y85.CLK     Tceck                 0.335   GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt<3>
                                                       GENERATE_DIGIF_RST_LVAL_PROC.digif_rst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (1.041ns logic, 1.194ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.333333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X117Y125.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 1)
  Clock Path Skew:      3.598ns (3.655 - 0.057)
  Source Clock:         CLOCK_100 rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y138.BMUX   Tshcko                0.434   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15
    SLICE_X117Y125.A5    net (fanout=18)       3.473   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<15>
    SLICE_X117Y125.CLK   Tah         (-Th)    -0.292   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_196_o_MUX_36_o11
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (0.726ns logic, 3.473ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0 (SLICE_X25Y146.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 1)
  Clock Path Skew:      3.702ns (3.759 - 0.057)
  Source Clock:         CLOCK_100 rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y138.AMUX   Tshcko                0.434   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7
    SLICE_X25Y146.A5     net (fanout=18)       3.732   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<7>
    SLICE_X25Y146.CLK    Tah         (-Th)    -0.202   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_dpot
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (0.636ns logic, 3.732ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 (SLICE_X113Y125.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 1)
  Clock Path Skew:      3.597ns (3.654 - 0.057)
  Source Clock:         CLOCK_100 rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y138.BMUX   Tshcko                0.434   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15
    SLICE_X113Y125.A1    net (fanout=18)       3.448   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<15>
    SLICE_X113Y125.A     Tilo                  0.244   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X113Y125.CE    net (fanout=2)        0.274   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X113Y125.CLK   Tckce       (-Th)     0.101   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (0.577ns logic, 3.722ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.079 - 0.076)
  Source Clock:         CLOCK_DESER_6BIT rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y125.AQ    Tcko                  0.198   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y125.A5    net (fanout=4)        0.225   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y125.A     Tilo                  0.156   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X113Y125.CE    net (fanout=2)        0.144   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X113Y125.CLK   Tckce       (-Th)    -0.181   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.535ns logic, 0.369ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.333333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y80.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y76.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y78.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK                       |     10.000ns|      5.340ns|     11.604ns|            0|           13|            0|        20620|
| TS_PLL_250_INST_clk2x         |      5.000ns|      5.802ns|          N/A|           13|            0|          105|            0|
| TS_PLL_250_INST_clk0          |     10.000ns|      9.401ns|          N/A|            0|            0|        13977|            0|
| TS_PLL_DESER_INST_clkout1     |     30.000ns|     20.562ns|          N/A|            0|            0|         6538|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    9.401|    4.543|    4.540|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 13  Score: 4195  (Setup/Max: 4195, Hold: 0)

Constraints cover 20620 paths, 0 nets, and 12523 connections

Design statistics:
   Minimum period:  20.562ns{1}   (Maximum frequency:  48.633MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 21 13:19:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 626 MB



