m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/denlo/Documents/Quartus/FPGA_16FFT/simulation/modelsim
vadder3
Z1 !s110 1711570631
!i10b 1
!s100 YF5B@82XZlZgm36i64DRS2
I_DWi8DAdch2BEf2WXVO@>2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1711569205
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1711570631.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT
Z7 tCvgOpt 0
vbutterfly2
!s110 1711570630
!i10b 1
!s100 ]S5`BogWAaeL5YT8h5S]i0
Ie0Aeg5[Lb[1SY@b465fE[1
R2
R0
w1711570603
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
L0 1
R3
r1
!s85 0
31
Z8 !s108 1711570630.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!i113 1
R5
R6
R7
vbutterfly2_tb
R1
!i10b 1
!s100 ;>NkBABS_=TMl[j<7GC<f0
I>bD4m9lS?XzP3SCO^YzgQ1
R2
R0
w1711570177
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2_tb.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2_tb.v|
!i113 1
R5
R6
R7
vclock_divider
R1
!i10b 1
!s100 J1AARNo4ijGBoY3ALKRdz2
I1^9>2D?3oKz0ILDmnV=g41
R2
R0
w1711569227
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!i113 1
R5
R6
R7
vflash
R1
!i10b 1
!s100 oV]]A;lgHj]AO?j6T_6ch1
IPEUIZf34@[hkdDTkVLVIo0
R2
R0
w1711483397
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!i113 1
R5
R6
R7
vget_negative
R1
!i10b 1
!s100 UnINTG;^_S;PC[0RL0=Hd3
IUogHGdQSYSZI:cE4QA<Df2
R2
R0
w1711483164
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!i113 1
R5
R6
R7
vmultiplier
R1
!i10b 1
!s100 E_AfoWVc>IZ_QS]L0Y4Jh0
Ifc<FBH51lc2EI>3I6fhl62
R2
R0
w1711566063
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!i113 1
R5
R6
R7
vmux2in1
R1
!i10b 1
!s100 MY[C@CjCDz?c46dcaFML11
IhzeTjjJ[jb;O]9^_@;bDE3
R2
R0
w1711483222
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!i113 1
R5
R6
R7
