library verilog;
use verilog.vl_types.all;
entity frame is
    generic(
        bit_num         : integer := 99
    );
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic
    );
end frame;
