Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Aug  7 21:20:23 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC1/spi_trigger_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 532 register/latch pins with no clock driven by root clock pin: new_param_deser/on_in_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 800 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.004      -14.841                      5                 2593       -7.822      -47.696                     37                 2593       -0.350       -0.350                       1                  1412  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                   ------------           ----------      --------------
VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0         {0.000 50.000}         100.000         10.000          
VIRTUAL_clk_int                                         {0.000 0.625}          1.250           800.000         
VIRTUAL_new_param_deser/deser_clk_origin/div_clk_reg_0  {0.000 5000.000}       10000.000       0.100           
clk                                                     {0.000 5.000}          10.000          100.000         
  ADC1/LTC2195_SPI_inst/data_out_reg[4]_0               {0.000 50.000}         100.000         10.000          
  DAC0/AD_9783_SPI_inst/data_out_reg[14]_0              {0.000 50.000}         100.000         10.000          
  MMCME2_BASE_inst_n_2                                  {0.000 2.500}          5.000           200.000         
    DCI0_out_p                                          {0.000 2.500}          5.000           200.000         
  clkDLYi                                               {0.625 3.125}          5.000           200.000         
    CLK_out_p                                           {0.625 3.125}          5.000           200.000         
  clkFB                                                 {0.000 5.000}          10.000          100.000         
  clkFB_1                                               {0.000 5.000}          10.000          100.000         
  clkPS_int                                             {0.000 5.000}          10.000          100.000         
    ENC_p                                               {0.000 5.000}          10.000          100.000         
  clk_div_int                                           {1.250 6.250}          10.000          100.000         
  clk_int                                               {0.000 0.625}          1.250           800.000         
  new_param_deser/deser_clk_origin/div_clk_reg_0        {0.000 5000.000}       10000.000       0.100           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                     0.466        0.000                      0                 1181        0.082        0.000                      0                 1181        3.000        0.000                       0                   794  
  ADC1/LTC2195_SPI_inst/data_out_reg[4]_0              92.465        0.000                      0                   69        0.123        0.000                      0                   69       49.220        0.000                       0                    41  
  DAC0/AD_9783_SPI_inst/data_out_reg[14]_0             93.761        0.000                      0                   83        0.152        0.000                      0                   83       49.220        0.000                       0                    49  
  MMCME2_BASE_inst_n_2                                  0.892        0.000                      0                   31        0.328        0.000                      0                   31        2.150        0.000                       0                    36  
  clkDLYi                                                                                                                                                                                           3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                             8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                           8.751        0.000                       0                     2  
  clkPS_int                                                                                                                                                                                         8.400        0.000                       0                     3  
  clk_div_int                                           7.908        0.000                      0                    9        0.189        0.000                      0                    9        4.600        0.000                       0                    11  
  clk_int                                                                                                                                                                                          -0.350       -0.350                       1                    12  
  new_param_deser/deser_clk_origin/div_clk_reg_0     9995.683        0.000                      0                  913        0.078        0.000                      0                  913     4999.599        0.000                       0                   459  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                              To Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                              --------                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC1/LTC2195_SPI_inst/data_out_reg[4]_0                 VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0              85.813        0.000                      0                    1        5.717        0.000                      0                    1  
DAC0/AD_9783_SPI_inst/data_out_reg[14]_0                VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0              86.515        0.000                      0                    1        5.438        0.000                      0                    1  
ADC1/LTC2195_SPI_inst/data_out_reg[4]_0                 clk                                                           3.782        0.000                      0                    8        2.067        0.000                      0                    8  
DAC0/AD_9783_SPI_inst/data_out_reg[14]_0                clk                                                           4.762        0.000                      0                    6        1.767        0.000                      0                    6  
clk_div_int                                             clk                                                           2.197        0.000                      0                  100        2.395        0.000                      0                  100  
VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0         ADC1/LTC2195_SPI_inst/data_out_reg[4]_0                      -5.004       -5.004                      1                    1        1.586        0.000                      0                    1  
clk                                                     ADC1/LTC2195_SPI_inst/data_out_reg[4]_0                       4.322        0.000                      0                   15        0.185        0.000                      0                   15  
VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0         DAC0/AD_9783_SPI_inst/data_out_reg[14]_0                     -4.870       -9.657                      2                    2        1.444        0.000                      0                    2  
clk                                                     DAC0/AD_9783_SPI_inst/data_out_reg[14]_0                      4.121        0.000                      0                   15        0.462        0.000                      0                   15  
clk                                                     MMCME2_BASE_inst_n_2                                          0.078        0.000                      0                   16        0.109        0.000                      0                   16  
new_param_deser/deser_clk_origin/div_clk_reg_0          MMCME2_BASE_inst_n_2                                          2.604        0.000                      0                    1        0.061        0.000                      0                    1  
MMCME2_BASE_inst_n_2                                    DCI0_out_p                                                    2.082        0.000                      0                   32       -0.328       -9.215                     32                   32  
clk                                                     clk_div_int                                                  -0.092       -0.180                      2                    9        5.659        0.000                      0                    9  
VIRTUAL_clk_int                                         clk_int                                                       2.384        0.000                      0                    5       -7.822      -38.482                      5                    5  
VIRTUAL_new_param_deser/deser_clk_origin/div_clk_reg_0  new_param_deser/deser_clk_origin/div_clk_reg_0             8996.495        0.000                      0                    1        1.263        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                ----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                         clk                                       ADC1/LTC2195_SPI_inst/data_out_reg[4]_0         6.796        0.000                      0                   33        0.065        0.000                      0                   33  
**async_default**                         clk                                       DAC0/AD_9783_SPI_inst/data_out_reg[14]_0        3.475        0.000                      0                   43        0.277        0.000                      0                   43  
**async_default**                         clk                                       clk                                             2.702        0.000                      0                   65        0.723        0.000                      0                   65  
**async_default**                         clk                                       clkPS_int                                       1.875        0.000                      0                    1        0.756        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 a1_PD_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 6.371ns (70.436%)  route 2.674ns (29.564%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.648     4.526    clk_in
    SLICE_X12Y89         FDRE                                         r  a1_PD_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.308     4.834 r  a1_PD_reg[34]/Q
                         net (fo=26, routed)          0.666     5.500    PID/PD/a1_PD_reg[34][34]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      3.421     8.921 r  PID/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.921    PID/PD/yNew1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286    10.207 r  PID/PD/yNew1__0/P[6]
                         net (fo=1, routed)           0.831    11.038    PID/PD/yNew1__0_n_99
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.053    11.091 r  PID/PD/yNew1_carry__5_i_4/O
                         net (fo=1, routed)           0.000    11.091    PID/PD/yNew1_carry__5_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.404 r  PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.404    PID/PD/yNew1_carry__5_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.617 r  PID/PD/yNew1_carry__6/O[1]
                         net (fo=2, routed)           0.443    12.060    PID/PD/yNew1_carry__6_n_6
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.152    12.212 r  PID/PD/yNew0_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.212    PID/PD/yNew0_carry__10_i_3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.522 r  PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID/PD/yNew0_carry__10_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.582    PID/PD/yNew0_carry__11_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.642    PID/PD/yNew0_carry__12_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.702 r  PID/PD/yNew0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.702    PID/PD/yNew0_carry__13_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    12.837 r  PID/PD/yNew0_carry__14/O[0]
                         net (fo=2, routed)           0.733    13.571    PID/PD/yNew0_carry__14_n_7
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.591    14.265    PID/PD/clk_in
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/CLK
                         clock pessimism              0.288    14.553    
                         clock uncertainty           -0.035    14.518    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.481    14.037    PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 a1_PD_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 6.318ns (70.262%)  route 2.674ns (29.738%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.648     4.526    clk_in
    SLICE_X12Y89         FDRE                                         r  a1_PD_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.308     4.834 r  a1_PD_reg[34]/Q
                         net (fo=26, routed)          0.666     5.500    PID/PD/a1_PD_reg[34][34]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      3.421     8.921 r  PID/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.921    PID/PD/yNew1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286    10.207 r  PID/PD/yNew1__0/P[6]
                         net (fo=1, routed)           0.831    11.038    PID/PD/yNew1__0_n_99
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.053    11.091 r  PID/PD/yNew1_carry__5_i_4/O
                         net (fo=1, routed)           0.000    11.091    PID/PD/yNew1_carry__5_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.404 r  PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.404    PID/PD/yNew1_carry__5_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.617 r  PID/PD/yNew1_carry__6/O[1]
                         net (fo=2, routed)           0.443    12.060    PID/PD/yNew1_carry__6_n_6
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.152    12.212 r  PID/PD/yNew0_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.212    PID/PD/yNew0_carry__10_i_3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.522 r  PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID/PD/yNew0_carry__10_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.582    PID/PD/yNew0_carry__11_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.642    PID/PD/yNew0_carry__12_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.784 r  PID/PD/yNew0_carry__13/O[0]
                         net (fo=3, routed)           0.733    13.518    PID/PD/yNew0[14]
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.591    14.265    PID/PD/clk_in
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/CLK
                         clock pessimism              0.288    14.553    
                         clock uncertainty           -0.035    14.518    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.481    14.037    PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -13.518    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 a1_PD_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 6.396ns (71.501%)  route 2.549ns (28.499%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.648     4.526    clk_in
    SLICE_X12Y89         FDRE                                         r  a1_PD_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.308     4.834 r  a1_PD_reg[34]/Q
                         net (fo=26, routed)          0.666     5.500    PID/PD/a1_PD_reg[34][34]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      3.421     8.921 r  PID/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.921    PID/PD/yNew1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286    10.207 r  PID/PD/yNew1__0/P[6]
                         net (fo=1, routed)           0.831    11.038    PID/PD/yNew1__0_n_99
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.053    11.091 r  PID/PD/yNew1_carry__5_i_4/O
                         net (fo=1, routed)           0.000    11.091    PID/PD/yNew1_carry__5_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.404 r  PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.404    PID/PD/yNew1_carry__5_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.617 r  PID/PD/yNew1_carry__6/O[1]
                         net (fo=2, routed)           0.443    12.060    PID/PD/yNew1_carry__6_n_6
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.152    12.212 r  PID/PD/yNew0_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.212    PID/PD/yNew0_carry__10_i_3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.522 r  PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID/PD/yNew0_carry__10_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.582    PID/PD/yNew0_carry__11_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.642    PID/PD/yNew0_carry__12_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.862 r  PID/PD/yNew0_carry__13/O[1]
                         net (fo=3, routed)           0.608    13.471    PID/PD/yNew0[15]
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.591    14.265    PID/PD/clk_in
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/CLK
                         clock pessimism              0.288    14.553    
                         clock uncertainty           -0.035    14.518    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.483    14.035    PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                         -13.471    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 a1_PD_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 6.336ns (70.836%)  route 2.609ns (29.164%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.648     4.526    clk_in
    SLICE_X12Y89         FDRE                                         r  a1_PD_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.308     4.834 r  a1_PD_reg[34]/Q
                         net (fo=26, routed)          0.666     5.500    PID/PD/a1_PD_reg[34][34]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      3.421     8.921 r  PID/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.921    PID/PD/yNew1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286    10.207 r  PID/PD/yNew1__0/P[6]
                         net (fo=1, routed)           0.831    11.038    PID/PD/yNew1__0_n_99
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.053    11.091 r  PID/PD/yNew1_carry__5_i_4/O
                         net (fo=1, routed)           0.000    11.091    PID/PD/yNew1_carry__5_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.404 r  PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.404    PID/PD/yNew1_carry__5_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.617 r  PID/PD/yNew1_carry__6/O[1]
                         net (fo=2, routed)           0.443    12.060    PID/PD/yNew1_carry__6_n_6
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.152    12.212 r  PID/PD/yNew0_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.212    PID/PD/yNew0_carry__10_i_3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.522 r  PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID/PD/yNew0_carry__10_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.582    PID/PD/yNew0_carry__11_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.802 r  PID/PD/yNew0_carry__12/O[1]
                         net (fo=3, routed)           0.668    13.470    PID/PD/yNew0[11]
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.591    14.265    PID/PD/clk_in
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/CLK
                         clock pessimism              0.288    14.553    
                         clock uncertainty           -0.035    14.518    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.483    14.035    PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 a1_PD_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 6.313ns (70.716%)  route 2.614ns (29.284%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.648     4.526    clk_in
    SLICE_X12Y89         FDRE                                         r  a1_PD_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.308     4.834 r  a1_PD_reg[34]/Q
                         net (fo=26, routed)          0.666     5.500    PID/PD/a1_PD_reg[34][34]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      3.421     8.921 r  PID/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.921    PID/PD/yNew1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286    10.207 r  PID/PD/yNew1__0/P[6]
                         net (fo=1, routed)           0.831    11.038    PID/PD/yNew1__0_n_99
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.053    11.091 r  PID/PD/yNew1_carry__5_i_4/O
                         net (fo=1, routed)           0.000    11.091    PID/PD/yNew1_carry__5_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.404 r  PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.404    PID/PD/yNew1_carry__5_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.617 r  PID/PD/yNew1_carry__6/O[1]
                         net (fo=2, routed)           0.443    12.060    PID/PD/yNew1_carry__6_n_6
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.152    12.212 r  PID/PD/yNew0_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.212    PID/PD/yNew0_carry__10_i_3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.522 r  PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID/PD/yNew0_carry__10_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.582    PID/PD/yNew0_carry__11_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.642    PID/PD/yNew0_carry__12_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    12.779 r  PID/PD/yNew0_carry__13/O[2]
                         net (fo=2, routed)           0.673    13.453    PID/PD/p_0_in[16]
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.591    14.265    PID/PD/clk_in
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/CLK
                         clock pessimism              0.288    14.553    
                         clock uncertainty           -0.035    14.518    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.480    14.038    PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 a1_PD_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 6.258ns (70.272%)  route 2.647ns (29.728%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.648     4.526    clk_in
    SLICE_X12Y89         FDRE                                         r  a1_PD_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.308     4.834 r  a1_PD_reg[34]/Q
                         net (fo=26, routed)          0.666     5.500    PID/PD/a1_PD_reg[34][34]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      3.421     8.921 r  PID/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.921    PID/PD/yNew1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286    10.207 r  PID/PD/yNew1__0/P[6]
                         net (fo=1, routed)           0.831    11.038    PID/PD/yNew1__0_n_99
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.053    11.091 r  PID/PD/yNew1_carry__5_i_4/O
                         net (fo=1, routed)           0.000    11.091    PID/PD/yNew1_carry__5_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.404 r  PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.404    PID/PD/yNew1_carry__5_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.617 r  PID/PD/yNew1_carry__6/O[1]
                         net (fo=2, routed)           0.443    12.060    PID/PD/yNew1_carry__6_n_6
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.152    12.212 r  PID/PD/yNew0_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.212    PID/PD/yNew0_carry__10_i_3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.522 r  PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID/PD/yNew0_carry__10_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.582    PID/PD/yNew0_carry__11_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.724 r  PID/PD/yNew0_carry__12/O[0]
                         net (fo=3, routed)           0.706    13.431    PID/PD/yNew0[10]
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.591    14.265    PID/PD/clk_in
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/CLK
                         clock pessimism              0.288    14.553    
                         clock uncertainty           -0.035    14.518    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.481    14.037    PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -13.431    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 a1_PD_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 6.276ns (70.635%)  route 2.609ns (29.365%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.648     4.526    clk_in
    SLICE_X12Y89         FDRE                                         r  a1_PD_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.308     4.834 r  a1_PD_reg[34]/Q
                         net (fo=26, routed)          0.666     5.500    PID/PD/a1_PD_reg[34][34]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      3.421     8.921 r  PID/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.921    PID/PD/yNew1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286    10.207 r  PID/PD/yNew1__0/P[6]
                         net (fo=1, routed)           0.831    11.038    PID/PD/yNew1__0_n_99
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.053    11.091 r  PID/PD/yNew1_carry__5_i_4/O
                         net (fo=1, routed)           0.000    11.091    PID/PD/yNew1_carry__5_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.404 r  PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.404    PID/PD/yNew1_carry__5_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.617 r  PID/PD/yNew1_carry__6/O[1]
                         net (fo=2, routed)           0.443    12.060    PID/PD/yNew1_carry__6_n_6
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.152    12.212 r  PID/PD/yNew0_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.212    PID/PD/yNew0_carry__10_i_3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.522 r  PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID/PD/yNew0_carry__10_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.742 r  PID/PD/yNew0_carry__11/O[1]
                         net (fo=3, routed)           0.668    13.411    PID/PD/yNew0[7]
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.591    14.265    PID/PD/clk_in
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/CLK
                         clock pessimism              0.288    14.553    
                         clock uncertainty           -0.035    14.518    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.483    14.035    PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 a1_PD_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 6.261ns (70.546%)  route 2.614ns (29.454%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.648     4.526    clk_in
    SLICE_X12Y89         FDRE                                         r  a1_PD_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.308     4.834 r  a1_PD_reg[34]/Q
                         net (fo=26, routed)          0.666     5.500    PID/PD/a1_PD_reg[34][34]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      3.421     8.921 r  PID/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.921    PID/PD/yNew1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286    10.207 r  PID/PD/yNew1__0/P[6]
                         net (fo=1, routed)           0.831    11.038    PID/PD/yNew1__0_n_99
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.053    11.091 r  PID/PD/yNew1_carry__5_i_4/O
                         net (fo=1, routed)           0.000    11.091    PID/PD/yNew1_carry__5_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.404 r  PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.404    PID/PD/yNew1_carry__5_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.617 r  PID/PD/yNew1_carry__6/O[1]
                         net (fo=2, routed)           0.443    12.060    PID/PD/yNew1_carry__6_n_6
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.152    12.212 r  PID/PD/yNew0_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.212    PID/PD/yNew0_carry__10_i_3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.522 r  PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID/PD/yNew0_carry__10_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.582    PID/PD/yNew0_carry__11_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.145    12.727 r  PID/PD/yNew0_carry__12/O[2]
                         net (fo=3, routed)           0.673    13.401    PID/PD/yNew0[12]
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.591    14.265    PID/PD/clk_in
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/CLK
                         clock pessimism              0.288    14.553    
                         clock uncertainty           -0.035    14.518    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.480    14.038    PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 a1_PD_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 6.357ns (71.647%)  route 2.516ns (28.353%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.648     4.526    clk_in
    SLICE_X12Y89         FDRE                                         r  a1_PD_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.308     4.834 r  a1_PD_reg[34]/Q
                         net (fo=26, routed)          0.666     5.500    PID/PD/a1_PD_reg[34][34]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      3.421     8.921 r  PID/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.921    PID/PD/yNew1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286    10.207 r  PID/PD/yNew1__0/P[6]
                         net (fo=1, routed)           0.831    11.038    PID/PD/yNew1__0_n_99
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.053    11.091 r  PID/PD/yNew1_carry__5_i_4/O
                         net (fo=1, routed)           0.000    11.091    PID/PD/yNew1_carry__5_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.404 r  PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.404    PID/PD/yNew1_carry__5_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.617 r  PID/PD/yNew1_carry__6/O[1]
                         net (fo=2, routed)           0.443    12.060    PID/PD/yNew1_carry__6_n_6
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.152    12.212 r  PID/PD/yNew0_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.212    PID/PD/yNew0_carry__10_i_3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.522 r  PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID/PD/yNew0_carry__10_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.582 r  PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.582    PID/PD/yNew0_carry__11_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.642 r  PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.642    PID/PD/yNew0_carry__12_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    12.823 r  PID/PD/yNew0_carry__13/O[3]
                         net (fo=2, routed)           0.575    13.398    PID/PD/p_0_in[17]
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.591    14.265    PID/PD/clk_in
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/CLK
                         clock pessimism              0.288    14.553    
                         clock uncertainty           -0.035    14.518    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.470    14.048    PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 a1_PD_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 6.198ns (70.071%)  route 2.647ns (29.929%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.648     4.526    clk_in
    SLICE_X12Y89         FDRE                                         r  a1_PD_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.308     4.834 r  a1_PD_reg[34]/Q
                         net (fo=26, routed)          0.666     5.500    PID/PD/a1_PD_reg[34][34]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      3.421     8.921 r  PID/PD/yNew1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.921    PID/PD/yNew1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286    10.207 r  PID/PD/yNew1__0/P[6]
                         net (fo=1, routed)           0.831    11.038    PID/PD/yNew1__0_n_99
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.053    11.091 r  PID/PD/yNew1_carry__5_i_4/O
                         net (fo=1, routed)           0.000    11.091    PID/PD/yNew1_carry__5_i_4_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.404 r  PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.404    PID/PD/yNew1_carry__5_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.617 r  PID/PD/yNew1_carry__6/O[1]
                         net (fo=2, routed)           0.443    12.060    PID/PD/yNew1_carry__6_n_6
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.152    12.212 r  PID/PD/yNew0_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.212    PID/PD/yNew0_carry__10_i_3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.522 r  PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID/PD/yNew0_carry__10_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.664 r  PID/PD/yNew0_carry__11/O[0]
                         net (fo=3, routed)           0.706    13.371    PID/PD/yNew0[6]
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.591    14.265    PID/PD/clk_in
    DSP48_X0Y31          DSP48E1                                      r  PID/PD/yNew1__2/CLK
                         clock pessimism              0.288    14.553    
                         clock uncertainty           -0.035    14.518    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.481    14.037    PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  0.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 relockSweep/current_val_f_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/signal_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.264%)  route 0.161ns (61.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.665     1.766    relockSweep/clk_in
    SLICE_X5Y99          FDRE                                         r  relockSweep/current_val_f_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep/current_val_f_reg[29]/Q
                         net (fo=1, routed)           0.161     2.028    relockSweep/p_0_in[13]
    SLICE_X5Y101         FDRE                                         r  relockSweep/signal_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.812     2.061    relockSweep/clk_in
    SLICE_X5Y101         FDRE                                         r  relockSweep/signal_out_reg[13]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.040     1.945    relockSweep/signal_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.266ns (68.928%)  route 0.120ns (31.071%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.542     1.643    new_param_deser/deser_clk_origin/clk_in
    SLICE_X58Y149        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  new_param_deser/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    new_param_deser/deser_clk_origin/p_0_in[7]
    SLICE_X58Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  new_param_deser/deser_clk_origin/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    new_param_deser/deser_clk_origin/counter_reg[20]_i_1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.029 r  new_param_deser/deser_clk_origin/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.029    new_param_deser/deser_clk_origin/data0[21]
    SLICE_X58Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.732     1.981    new_param_deser/deser_clk_origin/clk_in
    SLICE_X58Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    new_param_deser/deser_clk_origin/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 relockSweep/next_val_f_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/next_val_f_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.229ns (71.322%)  route 0.092ns (28.678%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.665     1.766    relockSweep/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep/next_val_f_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep/next_val_f_reg[23]/Q
                         net (fo=4, routed)           0.091     1.958    relockSweep/next_val_f[23]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.046 r  relockSweep/next_val_f0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.046    relockSweep/next_val_f0_inferred__0/i__carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.087 r  relockSweep/next_val_f0_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     2.087    relockSweep/next_val_f0_in[24]
    SLICE_X4Y100         FDRE                                         r  relockSweep/next_val_f_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.812     2.061    relockSweep/clk_in
    SLICE_X4Y100         FDRE                                         r  relockSweep/next_val_f_reg[24]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    relockSweep/next_val_f_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 relockSweep/next_val_f_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/current_val_f_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.684%)  route 0.212ns (62.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.665     1.766    relockSweep/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep/next_val_f_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep/next_val_f_reg[22]/Q
                         net (fo=4, routed)           0.212     2.078    relockSweep/next_val_f[22]
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.028     2.106 r  relockSweep/current_val_f[22]_i_1/O
                         net (fo=1, routed)           0.000     2.106    relockSweep/current_val_f[22]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  relockSweep/current_val_f_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.814     2.063    relockSweep/clk_in
    SLICE_X2Y100         FDRE                                         r  relockSweep/current_val_f_reg[22]/C
                         clock pessimism             -0.155     1.907    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.087     1.994    relockSweep/current_val_f_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 relockSweep/next_val_f_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/current_val_f_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.127ns (35.992%)  route 0.226ns (64.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.665     1.766    relockSweep/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep/next_val_f_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep/next_val_f_reg[23]/Q
                         net (fo=4, routed)           0.226     2.092    relockSweep/next_val_f[23]
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.027     2.119 r  relockSweep/current_val_f[23]_i_1/O
                         net (fo=1, routed)           0.000     2.119    relockSweep/current_val_f[23]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  relockSweep/current_val_f_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.814     2.063    relockSweep/clk_in
    SLICE_X2Y100         FDRE                                         r  relockSweep/current_val_f_reg[23]/C
                         clock pessimism             -0.155     1.907    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.096     2.003    relockSweep/current_val_f_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.278ns (69.866%)  route 0.120ns (30.134%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.542     1.643    new_param_deser/deser_clk_origin/clk_in
    SLICE_X58Y149        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  new_param_deser/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    new_param_deser/deser_clk_origin/p_0_in[7]
    SLICE_X58Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  new_param_deser/deser_clk_origin/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    new_param_deser/deser_clk_origin/counter_reg[20]_i_1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.041 r  new_param_deser/deser_clk_origin/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.041    new_param_deser/deser_clk_origin/data0[23]
    SLICE_X58Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.732     1.981    new_param_deser/deser_clk_origin/clk_in
    SLICE_X58Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    new_param_deser/deser_clk_origin/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 relockSweep/next_val_f_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/next_val_f_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.240ns (72.272%)  route 0.092ns (27.728%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.665     1.766    relockSweep/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep/next_val_f_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep/next_val_f_reg[23]/Q
                         net (fo=4, routed)           0.091     1.958    relockSweep/next_val_f[23]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.046 r  relockSweep/next_val_f0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.046    relockSweep/next_val_f0_inferred__0/i__carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.098 r  relockSweep/next_val_f0_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     2.098    relockSweep/next_val_f0_in[26]
    SLICE_X4Y100         FDRE                                         r  relockSweep/next_val_f_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.812     2.061    relockSweep/clk_in
    SLICE_X4Y100         FDRE                                         r  relockSweep/next_val_f_reg[26]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    relockSweep/next_val_f_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.285ns (70.386%)  route 0.120ns (29.613%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.542     1.643    new_param_deser/deser_clk_origin/clk_in
    SLICE_X58Y149        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  new_param_deser/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    new_param_deser/deser_clk_origin/p_0_in[7]
    SLICE_X58Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  new_param_deser/deser_clk_origin/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    new_param_deser/deser_clk_origin/counter_reg[20]_i_1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.048 r  new_param_deser/deser_clk_origin/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    new_param_deser/deser_clk_origin/data0[22]
    SLICE_X58Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.732     1.981    new_param_deser/deser_clk_origin/clk_in
    SLICE_X58Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    new_param_deser/deser_clk_origin/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sweep_stepsize_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/next_val_f_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.177ns (38.296%)  route 0.285ns (61.704%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.612     1.713    clk_in
    SLICE_X5Y100         FDRE                                         r  sweep_stepsize_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.100     1.813 r  sweep_stepsize_reg[23]/Q
                         net (fo=1, routed)           0.285     2.098    relockSweep/Q[23]
    SLICE_X4Y99          LUT3 (Prop_lut3_I0_O)        0.028     2.126 r  relockSweep/i__carry__4_i_1/O
                         net (fo=1, routed)           0.000     2.126    relockSweep/i__carry__4_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.175 r  relockSweep/next_val_f0_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.000     2.175    relockSweep/next_val_f0_in[23]
    SLICE_X4Y99          FDRE                                         r  relockSweep/next_val_f_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.885     2.134    relockSweep/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep/next_val_f_reg[23]/C
                         clock pessimism             -0.155     1.978    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.071     2.049    relockSweep/next_val_f_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 new_param_deser/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser/deser_clk_origin/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.292ns (70.890%)  route 0.120ns (29.110%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.542     1.643    new_param_deser/deser_clk_origin/clk_in
    SLICE_X58Y149        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  new_param_deser/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    new_param_deser/deser_clk_origin/p_0_in[7]
    SLICE_X58Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  new_param_deser/deser_clk_origin/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    new_param_deser/deser_clk_origin/counter_reg[20]_i_1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     2.055 r  new_param_deser/deser_clk_origin/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.055    new_param_deser/deser_clk_origin/data0[24]
    SLICE_X58Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.732     1.981    new_param_deser/deser_clk_origin/clk_in
    SLICE_X58Y150        FDRE                                         r  new_param_deser/deser_clk_origin/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    new_param_deser/deser_clk_origin/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X15Y87     PID/PI/b1x0_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X15Y92     PID/PI/b1x0_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X15Y92     PID/PI/b1x0_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X15Y90     PID/PI/b1x0_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X15Y90     PID/PI/b1x0_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X15Y90     PID/PI/b1x0_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X15Y90     PID/PI/b1x0_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X11Y103    b0_PI_reg[34]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X11Y103    b1_PI_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X11Y103    b1_PI_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X20Y90     b1_PI_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X20Y90     b1_PI_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X20Y90     b1_PI_reg[6]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y6       ADC1/ADC0_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y7       ADC1/ADC0_out_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y7       ADC1/ADC0_out_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y8       ADC1/ADC0_out_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y8       ADC1/ADC0_out_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y8       ADC1/ADC0_out_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  To Clock:  ADC1/LTC2195_SPI_inst/data_out_reg[4]_0

Setup :            0  Failing Endpoints,  Worst Slack       92.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.465ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 0.506ns (6.993%)  route 6.730ns (93.007%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 108.568 - 100.000 ) 
    Source Clock Delay      (SCD):    9.456ns
    Clock Pessimism Removal (CPR):    0.867ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.892     9.456    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.269     9.725 r  ADC1/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.827    10.552    ADC1/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.068    10.620 r  ADC1/LTC2195_SPI_inst/spi_scs_out_i_3/O
                         net (fo=4, routed)           0.790    11.410    ADC1/LTC2195_SPI_inst/state[0]
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.169    11.579 r  ADC1/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           5.113    16.692    ADC1/LTC2195_SPI_inst/spi_sdo_out2_out
    SLICE_X0Y32          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.786   108.568    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y32          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.867   109.436    
                         clock uncertainty           -0.035   109.400    
    SLICE_X0Y32          FDRE (Setup_fdre_C_CE)      -0.244   109.156    ADC1/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                        109.156    
                         arrival time                         -16.692    
  -------------------------------------------------------------------
                         slack                                 92.465    

Slack (MET) :             92.674ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 0.506ns (7.201%)  route 6.521ns (92.799%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 108.568 - 100.000 ) 
    Source Clock Delay      (SCD):    9.456ns
    Clock Pessimism Removal (CPR):    0.867ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.892     9.456    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.269     9.725 r  ADC1/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.827    10.552    ADC1/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.068    10.620 r  ADC1/LTC2195_SPI_inst/spi_scs_out_i_3/O
                         net (fo=4, routed)           1.023    11.643    ADC1/LTC2195_SPI_inst/state[0]
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.169    11.812 r  ADC1/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           4.670    16.482    ADC1/LTC2195_SPI_inst/spi_sck_out3_out
    SLICE_X3Y33          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.786   108.568    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y33          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.867   109.436    
                         clock uncertainty           -0.035   109.400    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.244   109.156    ADC1/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                        109.156    
                         arrival time                         -16.482    
  -------------------------------------------------------------------
                         slack                                 92.674    

Slack (MET) :             92.864ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 0.506ns (7.405%)  route 6.327ns (92.595%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    9.456ns
    Clock Pessimism Removal (CPR):    0.867ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.892     9.456    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.269     9.725 r  ADC1/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.827    10.552    ADC1/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.068    10.620 r  ADC1/LTC2195_SPI_inst/spi_scs_out_i_3/O
                         net (fo=4, routed)           0.557    11.177    ADC1/LTC2195_SPI_inst/state[0]
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.169    11.346 r  ADC1/LTC2195_SPI_inst/spi_scs_out_i_1/O
                         net (fo=1, routed)           4.943    16.289    ADC1/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X3Y30          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y30          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.867   109.433    
                         clock uncertainty           -0.035   109.397    
    SLICE_X3Y30          FDRE (Setup_fdre_C_CE)      -0.244   109.153    ADC1/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                        109.153    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                 92.864    

Slack (MET) :             93.694ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.361ns (6.012%)  route 5.644ns (93.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    9.459ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.895     9.459    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.308     9.767 r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.647    10.414    ADC1/LTC2195_SPI_inst/state[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I3_O)        0.053    10.467 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          4.996    15.463    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X1Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.871   109.437    
                         clock uncertainty           -0.035   109.401    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.244   109.157    ADC1/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                        109.157    
                         arrival time                         -15.463    
  -------------------------------------------------------------------
                         slack                                 93.694    

Slack (MET) :             93.694ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.361ns (6.012%)  route 5.644ns (93.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    9.459ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.895     9.459    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.308     9.767 r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.647    10.414    ADC1/LTC2195_SPI_inst/state[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I3_O)        0.053    10.467 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          4.996    15.463    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X1Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.871   109.437    
                         clock uncertainty           -0.035   109.401    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.244   109.157    ADC1/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                        109.157    
                         arrival time                         -15.463    
  -------------------------------------------------------------------
                         slack                                 93.694    

Slack (MET) :             93.701ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.361ns (5.994%)  route 5.661ns (94.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    9.459ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.895     9.459    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.308     9.767 r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.647    10.414    ADC1/LTC2195_SPI_inst/state[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I3_O)        0.053    10.467 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          5.014    15.481    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.871   109.437    
                         clock uncertainty           -0.035   109.401    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.219   109.182    ADC1/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                        109.182    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 93.701    

Slack (MET) :             93.701ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.361ns (5.994%)  route 5.661ns (94.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    9.459ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.895     9.459    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.308     9.767 r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.647    10.414    ADC1/LTC2195_SPI_inst/state[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I3_O)        0.053    10.467 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          5.014    15.481    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.871   109.437    
                         clock uncertainty           -0.035   109.401    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.219   109.182    ADC1/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                        109.182    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 93.701    

Slack (MET) :             93.701ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.361ns (5.994%)  route 5.661ns (94.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    9.459ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.895     9.459    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.308     9.767 r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.647    10.414    ADC1/LTC2195_SPI_inst/state[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I3_O)        0.053    10.467 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          5.014    15.481    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.871   109.437    
                         clock uncertainty           -0.035   109.401    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.219   109.182    ADC1/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                        109.182    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 93.701    

Slack (MET) :             93.701ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.361ns (5.994%)  route 5.661ns (94.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    9.459ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.895     9.459    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.308     9.767 r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.647    10.414    ADC1/LTC2195_SPI_inst/state[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I3_O)        0.053    10.467 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          5.014    15.481    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.871   109.437    
                         clock uncertainty           -0.035   109.401    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.219   109.182    ADC1/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                        109.182    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 93.701    

Slack (MET) :             93.701ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.361ns (5.994%)  route 5.661ns (94.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    9.459ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.895     9.459    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.308     9.767 r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.647    10.414    ADC1/LTC2195_SPI_inst/state[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I3_O)        0.053    10.467 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          5.014    15.481    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.871   109.437    
                         clock uncertainty           -0.035   109.401    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.219   109.182    ADC1/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                        109.182    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                 93.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/data_out_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.713     3.800    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y36          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.100     3.900 r  ADC1/LTC2195_SPI_inst/data_out_reg[7]_P/Q
                         net (fo=2, routed)           0.093     3.993    ADC1/LTC2195_SPI_inst/data_out_reg[7]_P_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.028     4.021 r  ADC1/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     4.021    ADC1/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X2Y36          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.952     4.648    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y36          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.836     3.811    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.087     3.898    ADC1/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -3.898    
                         arrival time                           4.021    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/data_out_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.693%)  route 0.079ns (38.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.647ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.713     3.800    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y34          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.100     3.900 r  ADC1/LTC2195_SPI_inst/data_out_reg[5]_P/Q
                         net (fo=1, routed)           0.079     3.980    ADC1/LTC2195_SPI_inst/data_out_reg[5]_P_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.028     4.008 r  ADC1/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     4.008    ADC1/LTC2195_SPI_inst/p_3_in[6]
    SLICE_X1Y34          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.951     4.647    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y34          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.835     3.811    
    SLICE_X1Y34          FDCE (Hold_fdce_C_D)         0.060     3.871    ADC1/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.871    
                         arrival time                           4.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/data_out_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.157ns (74.772%)  route 0.053ns (25.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.711     3.798    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.091     3.889 r  ADC1/LTC2195_SPI_inst/data_out_reg_c_3/Q
                         net (fo=1, routed)           0.053     3.942    ADC1/LTC2195_SPI_inst/data_out_reg_c_3_n_0
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.066     4.008 r  ADC1/LTC2195_SPI_inst/data_out_reg_gate/O
                         net (fo=1, routed)           0.000     4.008    ADC1/LTC2195_SPI_inst/data_out_reg_gate_n_0
    SLICE_X1Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.949     4.645    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.846     3.798    
    SLICE_X1Y32          FDCE (Hold_fdce_C_D)         0.060     3.858    ADC1/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.858    
                         arrival time                           4.008    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/data_out_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.670%)  route 0.102ns (44.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.711     3.798    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.100     3.898 r  ADC1/LTC2195_SPI_inst/data_out_reg_c_2/Q
                         net (fo=2, routed)           0.102     4.000    ADC1/LTC2195_SPI_inst/data_out_reg_c_2_n_0
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.028     4.028 r  ADC1/LTC2195_SPI_inst/data_out_reg_gate__0/O
                         net (fo=1, routed)           0.000     4.028    ADC1/LTC2195_SPI_inst/data_out_reg_gate__0_n_0
    SLICE_X1Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.949     4.645    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.834     3.810    
    SLICE_X1Y32          FDCE (Hold_fdce_C_D)         0.060     3.870    ADC1/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.870    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.833%)  route 0.101ns (44.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.713     3.800    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y36          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.100     3.900 r  ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/Q
                         net (fo=3, routed)           0.101     4.002    ADC1/LTC2195_SPI_inst/data_out_reg[7]_C_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.028     4.030 r  ADC1/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     4.030    ADC1/LTC2195_SPI_inst/p_3_in[8]
    SLICE_X1Y36          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.952     4.648    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y36          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.836     3.811    
    SLICE_X1Y36          FDPE (Hold_fdpe_C_D)         0.060     3.871    ADC1/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -3.871    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.016%)  route 0.117ns (53.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.647ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.711     3.798    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.100     3.898 r  ADC1/LTC2195_SPI_inst/data_out_reg[4]/Q
                         net (fo=2, routed)           0.117     4.016    ADC1/LTC2195_SPI_inst/p_3_in[5]
    SLICE_X0Y34          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.951     4.647    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y34          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.834     3.812    
    SLICE_X0Y34          FDPE (Hold_fdpe_C_D)         0.040     3.852    ADC1/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           4.016    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/data_out_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.125%)  route 0.149ns (59.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.711     3.798    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.100     3.898 r  ADC1/LTC2195_SPI_inst/data_out_reg_c_2/Q
                         net (fo=2, routed)           0.149     4.048    ADC1/LTC2195_SPI_inst/data_out_reg_c_2_n_0
    SLICE_X1Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.949     4.645    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism             -0.834     3.810    
    SLICE_X1Y32          FDCE (Hold_fdce_C_D)         0.047     3.857    ADC1/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         -3.857    
                         arrival time                           4.048    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/data_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.237%)  route 0.131ns (56.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.711     3.798    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.100     3.898 r  ADC1/LTC2195_SPI_inst/data_out_reg_c/Q
                         net (fo=1, routed)           0.131     4.030    ADC1/LTC2195_SPI_inst/data_out_reg_c_n_0
    SLICE_X3Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.949     4.645    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism             -0.846     3.798    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.039     3.837    ADC1/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.036%)  route 0.156ns (60.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.713     3.800    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y34          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.100     3.900 r  ADC1/LTC2195_SPI_inst/data_out_reg[6]/Q
                         net (fo=2, routed)           0.156     4.057    ADC1/LTC2195_SPI_inst/p_3_in[7]
    SLICE_X3Y36          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.952     4.648    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y36          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.834     3.813    
    SLICE_X3Y36          FDPE (Hold_fdpe_C_D)         0.040     3.853    ADC1/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -3.853    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.303%)  route 0.148ns (53.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.713     3.800    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y34          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.100     3.900 r  ADC1/LTC2195_SPI_inst/data_out_reg[6]/Q
                         net (fo=2, routed)           0.148     4.049    ADC1/LTC2195_SPI_inst/p_3_in[7]
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.028     4.077 r  ADC1/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000     4.077    ADC1/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X0Y36          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.952     4.648    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y36          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.834     3.813    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.060     3.873    ADC1/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                           4.077    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ADC1/LTC2195_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         100.000     98.400     BUFGCTRL_X0Y9  counter_f_reg[11]_i_3__0/I
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X2Y30    ADC1/LTC2195_SPI_inst/counter_f_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X2Y30    ADC1/LTC2195_SPI_inst/counter_f_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X1Y30    ADC1/LTC2195_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X1Y31    ADC1/LTC2195_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X1Y31    ADC1/LTC2195_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X2Y30    ADC1/LTC2195_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         100.000     99.250     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[14]_ADC1_LTC2195_SPI_inst_data_out_reg_c_3/C
Min Period        n/a     FDRE/C      n/a            0.750         100.000     99.250     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[3]_ADC1_LTC2195_SPI_inst_data_out_reg_c_2/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X1Y32    ADC1/LTC2195_SPI_inst/data_out_reg_c_3/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC1_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC1_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.400         50.000      49.600     SLICE_X1Y31    ADC1/LTC2195_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         50.000      49.600     SLICE_X1Y31    ADC1/LTC2195_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         50.000      49.600     SLICE_X1Y31    ADC1/LTC2195_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         50.000      49.600     SLICE_X1Y31    ADC1/LTC2195_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         50.000      49.600     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[14]_ADC1_LTC2195_SPI_inst_data_out_reg_c_3/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         50.000      49.600     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[14]_ADC1_LTC2195_SPI_inst_data_out_reg_c_3/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC1_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC1_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y31    ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X1Y30    ADC1/LTC2195_SPI_inst/counter_f_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X2Y30    ADC1/LTC2195_SPI_inst/counter_f_reg[10]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X2Y30    ADC1/LTC2195_SPI_inst/counter_f_reg[11]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X2Y30    ADC1/LTC2195_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X2Y30    ADC1/LTC2195_SPI_inst/counter_f_reg[2]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X1Y31    ADC1/LTC2195_SPI_inst/counter_f_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  To Clock:  DAC0/AD_9783_SPI_inst/data_out_reg[14]_0

Setup :            0  Failing Endpoints,  Worst Slack       93.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.761ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 0.508ns (8.550%)  route 5.433ns (91.450%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.494     9.451    DAC0/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X3Y75          LUT3 (Prop_lut3_I2_O)        0.070     9.521 r  DAC0/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=4, routed)           0.454     9.976    DAC0/AD_9783_SPI_inst/state[0]
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.169    10.145 r  DAC0/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           4.485    14.629    DAC0/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X1Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.784   108.670    
                         clock uncertainty           -0.035   108.634    
    SLICE_X1Y78          FDRE (Setup_fdre_C_CE)      -0.244   108.390    DAC0/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                        108.390    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                 93.761    

Slack (MET) :             93.775ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 0.508ns (8.572%)  route 5.418ns (91.428%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.884ns = ( 107.884 - 100.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.494     9.451    DAC0/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X3Y75          LUT3 (Prop_lut3_I2_O)        0.070     9.521 r  DAC0/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=4, routed)           0.531    10.052    DAC0/AD_9783_SPI_inst/state[0]
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.169    10.221 r  DAC0/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           4.393    14.614    DAC0/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X1Y77          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.586   107.884    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y77          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.784   108.669    
                         clock uncertainty           -0.035   108.633    
    SLICE_X1Y77          FDRE (Setup_fdre_C_CE)      -0.244   108.389    DAC0/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                        108.389    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                 93.775    

Slack (MET) :             93.805ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 0.508ns (8.613%)  route 5.390ns (91.387%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.494     9.451    DAC0/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X3Y75          LUT3 (Prop_lut3_I2_O)        0.070     9.521 r  DAC0/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=4, routed)           0.418     9.939    DAC0/AD_9783_SPI_inst/state[0]
    SLICE_X1Y76          LUT5 (Prop_lut5_I3_O)        0.169    10.108 r  DAC0/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           4.477    14.586    DAC0/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X0Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.784   108.670    
                         clock uncertainty           -0.035   108.634    
    SLICE_X0Y78          FDRE (Setup_fdre_C_CE)      -0.244   108.390    DAC0/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                        108.390    
                         arrival time                         -14.586    
  -------------------------------------------------------------------
                         slack                                 93.805    

Slack (MET) :             93.856ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.322ns (5.507%)  route 5.525ns (94.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.863     9.819    DAC0/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I2_O)        0.053     9.872 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.662    14.535    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.784   108.670    
                         clock uncertainty           -0.035   108.634    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.244   108.390    DAC0/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                        108.390    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                 93.856    

Slack (MET) :             93.856ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.322ns (5.507%)  route 5.525ns (94.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.863     9.819    DAC0/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I2_O)        0.053     9.872 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.662    14.535    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.784   108.670    
                         clock uncertainty           -0.035   108.634    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.244   108.390    DAC0/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                        108.390    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                 93.856    

Slack (MET) :             93.856ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.322ns (5.507%)  route 5.525ns (94.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.863     9.819    DAC0/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I2_O)        0.053     9.872 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.662    14.535    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.784   108.670    
                         clock uncertainty           -0.035   108.634    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.244   108.390    DAC0/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                        108.390    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                 93.856    

Slack (MET) :             93.856ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.322ns (5.507%)  route 5.525ns (94.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.863     9.819    DAC0/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I2_O)        0.053     9.872 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.662    14.535    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.784   108.670    
                         clock uncertainty           -0.035   108.634    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.244   108.390    DAC0/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                        108.390    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                 93.856    

Slack (MET) :             93.875ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.322ns (5.526%)  route 5.505ns (94.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.884ns = ( 107.884 - 100.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.863     9.819    DAC0/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I2_O)        0.053     9.872 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.642    14.515    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.586   107.884    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.784   108.669    
                         clock uncertainty           -0.035   108.633    
    SLICE_X3Y77          FDCE (Setup_fdce_C_CE)      -0.244   108.389    DAC0/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                        108.389    
                         arrival time                         -14.515    
  -------------------------------------------------------------------
                         slack                                 93.875    

Slack (MET) :             93.875ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.322ns (5.526%)  route 5.505ns (94.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.884ns = ( 107.884 - 100.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.863     9.819    DAC0/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I2_O)        0.053     9.872 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.642    14.515    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.586   107.884    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.784   108.669    
                         clock uncertainty           -0.035   108.633    
    SLICE_X3Y77          FDCE (Setup_fdce_C_CE)      -0.244   108.389    DAC0/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                        108.389    
                         arrival time                         -14.515    
  -------------------------------------------------------------------
                         slack                                 93.875    

Slack (MET) :             93.875ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.322ns (5.526%)  route 5.505ns (94.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.884ns = ( 107.884 - 100.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=7, routed)           0.863     9.819    DAC0/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I2_O)        0.053     9.872 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.642    14.515    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.586   107.884    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.784   108.669    
                         clock uncertainty           -0.035   108.633    
    SLICE_X3Y77          FDCE (Setup_fdce_C_CE)      -0.244   108.389    DAC0/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                        108.389    
                         arrival time                         -14.515    
  -------------------------------------------------------------------
                         slack                                 93.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/data_out_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.970%)  route 0.100ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.653     3.460    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.100     3.560 r  DAC0/AD_9783_SPI_inst/data_out_reg_c_4/Q
                         net (fo=1, routed)           0.100     3.661    DAC0/AD_9783_SPI_inst/data_out_reg_c_4_n_0
    SLICE_X0Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.869     4.239    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism             -0.768     3.470    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.038     3.508    DAC0/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         -3.508    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.157ns (71.382%)  route 0.063ns (28.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.653     3.460    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDPE (Prop_fdpe_C_Q)         0.091     3.551 r  DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/Q
                         net (fo=2, routed)           0.063     3.614    DAC0/AD_9783_SPI_inst/data_out_reg[0]_P_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I0_O)        0.066     3.680 r  DAC0/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     3.680    DAC0/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X1Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.870     4.240    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.779     3.460    
    SLICE_X1Y76          FDPE (Hold_fdpe_C_D)         0.060     3.520    DAC0/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -3.520    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.684%)  route 0.152ns (54.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.652     3.459    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.100     3.559 r  DAC0/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.152     3.712    DAC0/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.028     3.740 r  DAC0/AD_9783_SPI_inst/data_out[15]_C_i_1/O
                         net (fo=1, routed)           0.000     3.740    DAC0/AD_9783_SPI_inst/data_out[15]_C_i_1_n_0
    SLICE_X2Y74          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.869     4.239    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y74          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.750     3.488    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.087     3.575    DAC0/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/data_out_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.146ns (58.840%)  route 0.102ns (41.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.654     3.461    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y72          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.118     3.579 r  DAC0/AD_9783_SPI_inst/data_out_reg[7]_P/Q
                         net (fo=2, routed)           0.102     3.682    DAC0/AD_9783_SPI_inst/data_out_reg[7]_P_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.028     3.710 r  DAC0/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000     3.710    DAC0/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X1Y72          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.768     3.473    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.060     3.533    DAC0/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/data_out_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.002%)  route 0.139ns (51.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.653     3.460    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.100     3.560 r  DAC0/AD_9783_SPI_inst/data_out_reg[10]_C/Q
                         net (fo=2, routed)           0.139     3.699    DAC0/AD_9783_SPI_inst/data_out_reg[10]_C_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I2_O)        0.028     3.727 r  DAC0/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     3.727    DAC0/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X0Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.870     4.240    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.779     3.460    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.060     3.520    DAC0/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -3.520    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.091%)  route 0.169ns (56.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.652     3.459    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDPE (Prop_fdpe_C_Q)         0.100     3.559 f  DAC0/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.169     3.728    DAC0/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.028     3.756 r  DAC0/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     3.756    DAC0/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.869     4.239    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.750     3.488    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.060     3.548    DAC0/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/counter_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.654     3.461    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.100     3.561 f  DAC0/AD_9783_SPI_inst/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.141     3.702    DAC0/AD_9783_SPI_inst/counter[0]
    SLICE_X3Y77          LUT2 (Prop_lut2_I1_O)        0.028     3.730 r  DAC0/AD_9783_SPI_inst/counter_f[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.730    DAC0/AD_9783_SPI_inst/counter_f[0]_i_1__2_n_0
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.780     3.461    
    SLICE_X3Y77          FDCE (Hold_fdce_C_D)         0.060     3.521    DAC0/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/data_out_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.361%)  route 0.142ns (52.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.653     3.460    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.100     3.560 r  DAC0/AD_9783_SPI_inst/data_out_reg[1]_C/Q
                         net (fo=2, routed)           0.142     3.703    DAC0/AD_9783_SPI_inst/data_out_reg[1]_C_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.028     3.731 r  DAC0/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     3.731    DAC0/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X0Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.870     4.240    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.779     3.460    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.061     3.521    DAC0/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/data_out_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.014%)  route 0.200ns (60.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.652     3.459    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y74          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.100     3.559 r  DAC0/AD_9783_SPI_inst/data_out_reg[3]_P/Q
                         net (fo=2, routed)           0.200     3.759    DAC0/AD_9783_SPI_inst/data_out_reg[3]_P_n_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.028     3.787 r  DAC0/AD_9783_SPI_inst/data_out[4]_C_i_1/O
                         net (fo=1, routed)           0.000     3.787    DAC0/AD_9783_SPI_inst/data_out[4]_C_i_1_n_0
    SLICE_X0Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.870     4.240    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.750     3.489    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.060     3.549    DAC0/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.010%)  route 0.184ns (58.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.654     3.461    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.100     3.561 r  DAC0/AD_9783_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=2, routed)           0.184     3.746    DAC0/AD_9783_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X1Y73          LUT3 (Prop_lut3_I2_O)        0.028     3.774 r  DAC0/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     3.774    DAC0/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X1Y73          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.870     4.240    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y73          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.768     3.471    
    SLICE_X1Y73          FDCE (Hold_fdce_C_D)         0.060     3.531    DAC0/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.531    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { DAC0/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         100.000     98.400     BUFGCTRL_X0Y8  counter_f_reg[11]_i_3/I
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X3Y78    DAC0/AD_9783_SPI_inst/counter_f_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X3Y78    DAC0/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDPE/C      n/a            0.750         100.000     99.250     SLICE_X1Y76    DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/C
Min Period        n/a     FDRE/C      n/a            0.750         100.000     99.250     SLICE_X2Y75    DAC0/AD_9783_SPI_inst/data_out_reg[13]_DAC0_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDCE/C      n/a            0.750         100.000     99.250     SLICE_X0Y75    DAC0/AD_9783_SPI_inst/data_out_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y75    DAC0/AD_9783_SPI_inst/data_out_reg[12]_srl2_DAC0_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y75    DAC0/AD_9783_SPI_inst/data_out_reg[12]_srl2_DAC0_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.400         50.000      49.600     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         50.000      49.600     SLICE_X3Y78    DAC0/AD_9783_SPI_inst/counter_f_reg[3]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         50.000      49.600     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         50.000      49.600     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         50.000      49.600     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         50.000      49.600     SLICE_X3Y78    DAC0/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.400         50.000      49.600     SLICE_X1Y76    DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         50.000      49.600     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y75    DAC0/AD_9783_SPI_inst/data_out_reg[12]_srl2_DAC0_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         50.000      49.220     SLICE_X2Y75    DAC0/AD_9783_SPI_inst/data_out_reg[12]_srl2_DAC0_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[11]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[5]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[6]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[7]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         50.000      49.650     SLICE_X3Y77    DAC0/AD_9783_SPI_inst/counter_f_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.269ns (7.895%)  route 3.138ns (92.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.424ns = ( 13.424 - 5.000 ) 
    Source Clock Delay      (SCD):    8.938ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.269     9.207 r  DAC0/data_in_reg[14]/Q
                         net (fo=1, routed)           3.138    12.345    DAC0/data_in[14]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.460    13.424    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.460    13.885    
                         clock uncertainty           -0.072    13.813    
    OLOGIC_X0Y188        ODDR (Setup_oddr_C_D1)      -0.576    13.237    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.269ns (8.427%)  route 2.923ns (91.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.422ns = ( 13.422 - 5.000 ) 
    Source Clock Delay      (SCD):    8.938ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.269     9.207 r  DAC0/data_in_reg[9]/Q
                         net (fo=1, routed)           2.923    12.130    DAC0/data_in[9]
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.458    13.422    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.460    13.883    
                         clock uncertainty           -0.072    13.811    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D1)      -0.576    13.235    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.269ns (8.756%)  route 2.803ns (91.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.416ns = ( 13.416 - 5.000 ) 
    Source Clock Delay      (SCD):    8.938ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.269     9.207 r  DAC0/data_in_reg[10]/Q
                         net (fo=1, routed)           2.803    12.010    DAC0/data_in[10]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.452    13.416    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism              0.460    13.877    
                         clock uncertainty           -0.072    13.805    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D1)      -0.576    13.229    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.269ns (9.374%)  route 2.601ns (90.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.424ns = ( 13.424 - 5.000 ) 
    Source Clock Delay      (SCD):    8.938ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.269     9.207 r  DAC0/data_in_reg[15]/Q
                         net (fo=1, routed)           2.601    11.807    DAC0/data_in[15]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.460    13.424    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.460    13.885    
                         clock uncertainty           -0.072    13.813    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D1)      -0.576    13.237    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.269ns (9.558%)  route 2.545ns (90.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.417ns = ( 13.417 - 5.000 ) 
    Source Clock Delay      (SCD):    8.938ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.269     9.207 r  DAC0/data_in_reg[7]/Q
                         net (fo=1, routed)           2.545    11.752    DAC0/data_in[7]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.453    13.417    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism              0.460    13.878    
                         clock uncertainty           -0.072    13.806    
    OLOGIC_X0Y170        ODDR (Setup_oddr_C_D1)      -0.576    13.230    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.230    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.269ns (9.812%)  route 2.472ns (90.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.414ns = ( 13.414 - 5.000 ) 
    Source Clock Delay      (SCD):    8.938ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.269     9.207 r  DAC0/data_in_reg[5]/Q
                         net (fo=1, routed)           2.472    11.679    DAC0/data_in[5]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.450    13.414    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism              0.460    13.875    
                         clock uncertainty           -0.072    13.803    
    OLOGIC_X0Y174        ODDR (Setup_oddr_C_D1)      -0.576    13.227    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -11.679    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.269ns (9.965%)  route 2.430ns (90.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.414ns = ( 13.414 - 5.000 ) 
    Source Clock Delay      (SCD):    8.938ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.269     9.207 r  DAC0/data_in_reg[13]/Q
                         net (fo=1, routed)           2.430    11.637    DAC0/data_in[13]
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.450    13.414    DAC0/clkD
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism              0.460    13.875    
                         clock uncertainty           -0.072    13.803    
    OLOGIC_X0Y176        ODDR (Setup_oddr_C_D1)      -0.576    13.227    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.269ns (10.108%)  route 2.392ns (89.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.417ns = ( 13.417 - 5.000 ) 
    Source Clock Delay      (SCD):    8.938ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.269     9.207 r  DAC0/data_in_reg[11]/Q
                         net (fo=1, routed)           2.392    11.599    DAC0/data_in[11]
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.453    13.417    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism              0.460    13.878    
                         clock uncertainty           -0.072    13.806    
    OLOGIC_X0Y180        ODDR (Setup_oddr_C_D1)      -0.576    13.230    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.230    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.269ns (11.311%)  route 2.109ns (88.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.424ns = ( 13.424 - 5.000 ) 
    Source Clock Delay      (SCD):    9.134ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.709     9.134    DAC0/clkD
    SLICE_X1Y99          FDRE                                         r  DAC0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.269     9.403 r  DAC0/data_in_reg[3]/Q
                         net (fo=1, routed)           2.109    11.512    DAC0/data_in[3]
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.460    13.424    DAC0/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism              0.460    13.885    
                         clock uncertainty           -0.072    13.813    
    OLOGIC_X0Y162        ODDR (Setup_oddr_C_D1)      -0.576    13.237    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.269ns (10.635%)  route 2.260ns (89.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.420ns = ( 13.420 - 5.000 ) 
    Source Clock Delay      (SCD):    8.938ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.269     9.207 r  DAC0/data_in_reg[6]/Q
                         net (fo=1, routed)           2.260    11.467    DAC0/data_in[6]
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.456    13.420    DAC0/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism              0.460    13.881    
                         clock uncertainty           -0.072    13.809    
    OLOGIC_X0Y168        ODDR (Setup_oddr_C_D1)      -0.576    13.233    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.233    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  1.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.256%)  route 0.201ns (66.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.201     3.699    DAC0/data_in[32]
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.826     4.100    DAC0/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism             -0.641     3.458    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_D2)       -0.087     3.371    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.699    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.907%)  route 0.258ns (72.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.258     3.757    DAC0/data_in[32]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.824     4.098    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism             -0.641     3.456    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D2)       -0.087     3.369    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.100ns (26.254%)  route 0.281ns (73.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.281     3.779    DAC0/data_in[32]
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.831     4.105    DAC0/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.641     3.463    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D2)       -0.087     3.376    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.376    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.100ns (25.862%)  route 0.287ns (74.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.287     3.785    DAC0/data_in[32]
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.831     4.105    DAC0/clkD
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.641     3.463    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D2)       -0.087     3.376    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.376    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.100ns (24.040%)  route 0.316ns (75.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.316     3.814    DAC0/data_in[32]
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.823     4.097    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.641     3.455    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D2)       -0.087     3.368    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.100ns (22.557%)  route 0.343ns (77.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.343     3.842    DAC0/data_in[32]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.832     4.106    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism             -0.641     3.464    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D2)       -0.087     3.377    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.100ns (21.114%)  route 0.374ns (78.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.374     3.872    DAC0/data_in[32]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.822     4.096    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism             -0.641     3.454    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     3.367    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.872    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.100ns (20.267%)  route 0.393ns (79.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.393     3.892    DAC0/data_in[32]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.832     4.106    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.641     3.464    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     3.377    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.100ns (18.369%)  route 0.444ns (81.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.444     3.943    DAC0/data_in[32]
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.822     4.096    DAC0/clkD
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism             -0.641     3.454    
    OLOGIC_X0Y176        ODDR (Hold_oddr_C_D2)       -0.087     3.367    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.100ns (16.610%)  route 0.502ns (83.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.502     4.000    DAC0/data_in[32]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.823     4.097    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism             -0.641     3.455    
    OLOGIC_X0Y178        ODDR (Hold_oddr_C_D2)       -0.087     3.368    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           4.000    
  -------------------------------------------------------------------
                         slack                                  0.632    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y156    DAC0/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y178    DAC0/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y180    DAC0/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y186    DAC0/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y176    DAC0/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y188    DAC0/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y190    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y164    DAC0/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y101     DAC0/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y101     DAC0/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y102     DAC0/data_in_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y102     DAC0/data_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y102     DAC0/data_in_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y102     DAC0/data_in_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y167     DAC0/data_in_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y100     DAC0/data_in_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y100     DAC0/data_in_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y100     DAC0/data_in_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y99      DAC0/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y99      DAC0/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y99      DAC0/data_in_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y99      DAC0/data_in_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y99      DAC0/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y101     DAC0/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y101     DAC0/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y101     DAC0/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y101     DAC0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y102     DAC0/data_in_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y5    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int
  To Clock:  clkPS_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4    ADC1/BUFG_clkPS/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC1/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.094ns  (logic 0.269ns (12.846%)  route 1.825ns (87.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.652ns = ( 18.902 - 11.250 ) 
    Source Clock Delay      (SCD):    7.992ns = ( 9.242 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.269     9.511 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.825    11.336    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=817, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.793    18.902    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    19.341    
                         clock uncertainty           -0.080    19.261    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.244    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.244    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             8.061ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.939ns  (logic 0.269ns (13.876%)  route 1.670ns (86.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.649ns = ( 18.899 - 11.250 ) 
    Source Clock Delay      (SCD):    7.992ns = ( 9.242 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.269     9.511 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.670    11.180    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=817, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.790    18.899    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    19.338    
                         clock uncertainty           -0.080    19.258    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.241    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.241    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                  8.061    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.568ns  (logic 0.269ns (17.152%)  route 1.299ns (82.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 18.706 - 11.250 ) 
    Source Clock Delay      (SCD):    7.992ns = ( 9.242 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.269     9.511 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.299    10.810    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=817, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    18.706    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.217    
                         clock uncertainty           -0.080    19.137    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.120    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.120    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  8.310    

Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.338ns  (logic 0.269ns (20.110%)  route 1.069ns (79.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 18.703 - 11.250 ) 
    Source Clock Delay      (SCD):    7.992ns = ( 9.242 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.269     9.511 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.069    10.579    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=817, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    18.703    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.214    
                         clock uncertainty           -0.080    19.134    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.117    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  8.538    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.883ns  (logic 0.269ns (30.462%)  route 0.614ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 18.698 - 11.250 ) 
    Source Clock Delay      (SCD):    7.992ns = ( 9.242 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.269     9.511 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.614    10.125    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=817, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.589    18.698    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.209    
                         clock uncertainty           -0.080    19.129    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.112    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.112    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             9.016ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.940ns  (logic 0.322ns (34.268%)  route 0.618ns (65.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 18.706 - 11.250 ) 
    Source Clock Delay      (SCD):    7.992ns = ( 9.242 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.269     9.511 r  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.618    10.128    ADC1/counter_reg_n_0_[0]
    SLICE_X0Y59          LUT6 (Prop_lut6_I2_O)        0.053    10.181 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    10.181    ADC1/BS_state_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=817, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    18.706    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.535    19.242    
                         clock uncertainty           -0.080    19.162    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.035    19.197    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         19.197    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  9.016    

Slack (MET) :             9.105ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.878ns  (logic 0.410ns (46.685%)  route 0.468ns (53.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 18.706 - 11.250 ) 
    Source Clock Delay      (SCD):    7.992ns = ( 9.242 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.246     9.488 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.468     9.956    ADC1/counter_reg_n_0_[1]
    SLICE_X0Y59          LUT4 (Prop_lut4_I0_O)        0.164    10.120 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.120    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=817, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    18.706    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.535    19.242    
                         clock uncertainty           -0.080    19.162    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.063    19.225    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  9.105    

Slack (MET) :             9.157ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.797ns  (logic 0.322ns (40.400%)  route 0.475ns (59.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 18.706 - 11.250 ) 
    Source Clock Delay      (SCD):    7.992ns = ( 9.242 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.269     9.511 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.475     9.986    ADC1/bit_slip
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.053    10.039 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    10.039    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=817, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    18.706    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.535    19.242    
                         clock uncertainty           -0.080    19.162    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.034    19.196    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         19.196    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  9.157    

Slack (MET) :             9.163ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.793ns  (logic 0.322ns (40.625%)  route 0.471ns (59.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 18.706 - 11.250 ) 
    Source Clock Delay      (SCD):    7.992ns = ( 9.242 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.269     9.511 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.471     9.981    ADC1/state
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.053    10.034 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.034    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=817, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    18.706    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.535    19.242    
                         clock uncertainty           -0.080    19.162    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.035    19.197    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.197    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  9.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.249ns  (logic 0.155ns (62.152%)  route 0.094ns (37.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 4.891 - 1.250 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 4.246 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.091     4.337 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.094     4.432    ADC1/counter_reg_n_0_[1]
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.064     4.496 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.496    ADC1/BS_state_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=817, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.884     4.891    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.644     4.246    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.060     4.306    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.306    
                         arrival time                           4.496    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.189%)  route 0.155ns (54.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 4.891 - 1.250 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 4.246 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.100     4.346 r  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.155     4.501    ADC1/state
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.028     4.529 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     4.529    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=817, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.884     4.891    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.644     4.246    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.060     4.306    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.306    
                         arrival time                           4.529    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.329ns  (logic 0.132ns (40.134%)  route 0.197ns (59.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 4.891 - 1.250 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 4.246 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.100     4.346 r  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     4.543    ADC1/counter_reg_n_0_[0]
    SLICE_X0Y59          LUT4 (Prop_lut4_I1_O)        0.032     4.575 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.575    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=817, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.884     4.891    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.644     4.246    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.075     4.321    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.321    
                         arrival time                           4.575    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.397%)  route 0.197ns (60.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 4.891 - 1.250 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 4.246 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.100     4.346 f  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     4.543    ADC1/counter_reg_n_0_[0]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.028     4.571 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.571    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=817, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.884     4.891    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.644     4.246    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.061     4.307    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.307    
                         arrival time                           4.571    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.421ns  (logic 0.100ns (23.749%)  route 0.321ns (76.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 4.883 - 1.250 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 4.246 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.100     4.346 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.321     4.667    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=817, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.876     4.883    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.270    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.337    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.337    
                         arrival time                           4.667    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.648ns  (logic 0.100ns (15.440%)  route 0.548ns (84.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 4.888 - 1.250 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 4.246 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.100     4.346 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.548     4.894    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=817, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     4.888    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.275    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.342    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.948ns  (logic 0.100ns (10.553%)  route 0.848ns (89.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 4.962 - 1.250 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 4.246 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.100     4.346 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.848     5.194    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=817, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.955     4.962    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     4.509    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.576    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.576    
                         arrival time                           5.194    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.100ns (13.328%)  route 0.650ns (86.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.892 - 1.250 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 4.246 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.100     4.346 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.650     4.997    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=817, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.885     4.892    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.279    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.346    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.346    
                         arrival time                           4.997    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.024ns  (logic 0.100ns (9.765%)  route 0.924ns (90.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 4.966 - 1.250 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 4.246 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.100     4.346 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.924     5.270    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=817, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.959     4.966    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     4.513    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.580    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.580    
                         arrival time                           5.270    
  -------------------------------------------------------------------
                         slack                                  0.690    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y2    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y59      ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y59      ADC1/BS_state_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y59      ADC1/bit_slip_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y59      ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y59      ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y59      ADC1/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y3    ADC1/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  new_param_deser/deser_clk_origin/div_clk_reg_0
  To Clock:  new_param_deser/deser_clk_origin/div_clk_reg_0

Setup :            0  Failing Endpoints,  Worst Slack     9995.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     4999.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9995.683ns  (required time - arrival time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[154].shift_reg_ff/CE
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@10000.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.471ns (10.585%)  route 3.979ns (89.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.636ns = ( 10006.636 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.391     6.685    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.246     6.931 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           1.927     8.858    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.225     9.083 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         2.052    11.134    new_param_deser/CLK
    SLICE_X4Y49          FDRE                                         r  new_param_deser/deser[154].shift_reg_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                  10000.000 10000.000 r  
    AA3                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835 10000.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725 10002.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113 10002.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.278 10003.951    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.216 10004.167 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.563 10004.730    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113 10004.844 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.792 10006.636    new_param_deser/clk100k
    SLICE_X4Y49          FDRE                                         r  new_param_deser/deser[154].shift_reg_ff/C
                         clock pessimism              0.460 10007.096    
                         clock uncertainty           -0.035 10007.061    
    SLICE_X4Y49          FDRE (Setup_fdre_C_CE)      -0.244 10006.816    new_param_deser/deser[154].shift_reg_ff
  -------------------------------------------------------------------
                         required time                      10006.816    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                               9995.683    

Slack (MET) :             9995.683ns  (required time - arrival time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[155].shift_reg_ff/CE
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@10000.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.471ns (10.585%)  route 3.979ns (89.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.636ns = ( 10006.636 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.391     6.685    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.246     6.931 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           1.927     8.858    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.225     9.083 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         2.052    11.134    new_param_deser/CLK
    SLICE_X4Y49          FDRE                                         r  new_param_deser/deser[155].shift_reg_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                  10000.000 10000.000 r  
    AA3                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835 10000.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725 10002.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113 10002.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.278 10003.951    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.216 10004.167 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.563 10004.730    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113 10004.844 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.792 10006.636    new_param_deser/clk100k
    SLICE_X4Y49          FDRE                                         r  new_param_deser/deser[155].shift_reg_ff/C
                         clock pessimism              0.460 10007.096    
                         clock uncertainty           -0.035 10007.061    
    SLICE_X4Y49          FDRE (Setup_fdre_C_CE)      -0.244 10006.816    new_param_deser/deser[155].shift_reg_ff
  -------------------------------------------------------------------
                         required time                      10006.816    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                               9995.683    

Slack (MET) :             9995.683ns  (required time - arrival time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[156].shift_reg_ff/CE
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@10000.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.471ns (10.585%)  route 3.979ns (89.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.636ns = ( 10006.636 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.391     6.685    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.246     6.931 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           1.927     8.858    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.225     9.083 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         2.052    11.134    new_param_deser/CLK
    SLICE_X4Y49          FDRE                                         r  new_param_deser/deser[156].shift_reg_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                  10000.000 10000.000 r  
    AA3                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835 10000.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725 10002.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113 10002.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.278 10003.951    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.216 10004.167 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.563 10004.730    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113 10004.844 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.792 10006.636    new_param_deser/clk100k
    SLICE_X4Y49          FDRE                                         r  new_param_deser/deser[156].shift_reg_ff/C
                         clock pessimism              0.460 10007.096    
                         clock uncertainty           -0.035 10007.061    
    SLICE_X4Y49          FDRE (Setup_fdre_C_CE)      -0.244 10006.816    new_param_deser/deser[156].shift_reg_ff
  -------------------------------------------------------------------
                         required time                      10006.816    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                               9995.683    

Slack (MET) :             9995.683ns  (required time - arrival time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[157].shift_reg_ff/CE
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@10000.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.471ns (10.588%)  route 3.978ns (89.412%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 10006.635 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.391     6.685    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.246     6.931 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           1.927     8.858    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.225     9.083 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         2.051    11.133    new_param_deser/CLK
    SLICE_X4Y46          FDRE                                         r  new_param_deser/deser[157].shift_reg_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                  10000.000 10000.000 r  
    AA3                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835 10000.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725 10002.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113 10002.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.278 10003.951    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.216 10004.167 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.563 10004.730    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113 10004.844 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.791 10006.635    new_param_deser/clk100k
    SLICE_X4Y46          FDRE                                         r  new_param_deser/deser[157].shift_reg_ff/C
                         clock pessimism              0.460 10007.095    
                         clock uncertainty           -0.035 10007.060    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.244 10006.815    new_param_deser/deser[157].shift_reg_ff
  -------------------------------------------------------------------
                         required time                      10006.815    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                               9995.683    

Slack (MET) :             9995.683ns  (required time - arrival time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[158].shift_reg_ff/CE
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@10000.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.471ns (10.588%)  route 3.978ns (89.412%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 10006.635 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.391     6.685    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.246     6.931 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           1.927     8.858    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.225     9.083 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         2.051    11.133    new_param_deser/CLK
    SLICE_X4Y46          FDRE                                         r  new_param_deser/deser[158].shift_reg_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                  10000.000 10000.000 r  
    AA3                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835 10000.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725 10002.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113 10002.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.278 10003.951    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.216 10004.167 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.563 10004.730    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113 10004.844 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.791 10006.635    new_param_deser/clk100k
    SLICE_X4Y46          FDRE                                         r  new_param_deser/deser[158].shift_reg_ff/C
                         clock pessimism              0.460 10007.095    
                         clock uncertainty           -0.035 10007.060    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.244 10006.815    new_param_deser/deser[158].shift_reg_ff
  -------------------------------------------------------------------
                         required time                      10006.815    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                               9995.683    

Slack (MET) :             9995.683ns  (required time - arrival time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[159].shift_reg_ff/CE
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@10000.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.471ns (10.588%)  route 3.978ns (89.412%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 10006.635 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.391     6.685    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.246     6.931 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           1.927     8.858    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.225     9.083 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         2.051    11.133    new_param_deser/CLK
    SLICE_X4Y44          FDRE                                         r  new_param_deser/deser[159].shift_reg_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                  10000.000 10000.000 r  
    AA3                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835 10000.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725 10002.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113 10002.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.278 10003.951    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.216 10004.167 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.563 10004.730    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113 10004.844 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.791 10006.635    new_param_deser/clk100k
    SLICE_X4Y44          FDRE                                         r  new_param_deser/deser[159].shift_reg_ff/C
                         clock pessimism              0.460 10007.095    
                         clock uncertainty           -0.035 10007.060    
    SLICE_X4Y44          FDRE (Setup_fdre_C_CE)      -0.244 10006.815    new_param_deser/deser[159].shift_reg_ff
  -------------------------------------------------------------------
                         required time                      10006.815    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                               9995.683    

Slack (MET) :             9995.683ns  (required time - arrival time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[160].shift_reg_ff/CE
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@10000.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.471ns (10.588%)  route 3.978ns (89.412%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 10006.635 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.391     6.685    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.246     6.931 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           1.927     8.858    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.225     9.083 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         2.051    11.133    new_param_deser/CLK
    SLICE_X4Y44          FDRE                                         r  new_param_deser/deser[160].shift_reg_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                  10000.000 10000.000 r  
    AA3                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835 10000.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725 10002.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113 10002.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.278 10003.951    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.216 10004.167 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.563 10004.730    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113 10004.844 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.791 10006.635    new_param_deser/clk100k
    SLICE_X4Y44          FDRE                                         r  new_param_deser/deser[160].shift_reg_ff/C
                         clock pessimism              0.460 10007.095    
                         clock uncertainty           -0.035 10007.060    
    SLICE_X4Y44          FDRE (Setup_fdre_C_CE)      -0.244 10006.815    new_param_deser/deser[160].shift_reg_ff
  -------------------------------------------------------------------
                         required time                      10006.815    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                               9995.683    

Slack (MET) :             9995.683ns  (required time - arrival time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[169].shift_reg_ff/CE
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@10000.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.471ns (10.602%)  route 3.972ns (89.398%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.630ns = ( 10006.630 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.391     6.685    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.246     6.931 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           1.927     8.858    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.225     9.083 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         2.045    11.127    new_param_deser/CLK
    SLICE_X5Y34          FDRE                                         r  new_param_deser/deser[169].shift_reg_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                  10000.000 10000.000 r  
    AA3                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835 10000.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725 10002.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113 10002.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.278 10003.951    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.216 10004.167 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.563 10004.730    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113 10004.844 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.786 10006.630    new_param_deser/clk100k
    SLICE_X5Y34          FDRE                                         r  new_param_deser/deser[169].shift_reg_ff/C
                         clock pessimism              0.460 10007.090    
                         clock uncertainty           -0.035 10007.055    
    SLICE_X5Y34          FDRE (Setup_fdre_C_CE)      -0.244 10006.811    new_param_deser/deser[169].shift_reg_ff
  -------------------------------------------------------------------
                         required time                      10006.810    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                               9995.683    

Slack (MET) :             9995.683ns  (required time - arrival time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[170].shift_reg_ff/CE
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@10000.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.471ns (10.602%)  route 3.972ns (89.398%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.630ns = ( 10006.630 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.391     6.685    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.246     6.931 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           1.927     8.858    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.225     9.083 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         2.045    11.127    new_param_deser/CLK
    SLICE_X5Y34          FDRE                                         r  new_param_deser/deser[170].shift_reg_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                  10000.000 10000.000 r  
    AA3                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835 10000.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725 10002.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113 10002.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.278 10003.951    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.216 10004.167 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.563 10004.730    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113 10004.844 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.786 10006.630    new_param_deser/clk100k
    SLICE_X5Y34          FDRE                                         r  new_param_deser/deser[170].shift_reg_ff/C
                         clock pessimism              0.460 10007.090    
                         clock uncertainty           -0.035 10007.055    
    SLICE_X5Y34          FDRE (Setup_fdre_C_CE)      -0.244 10006.811    new_param_deser/deser[170].shift_reg_ff
  -------------------------------------------------------------------
                         required time                      10006.810    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                               9995.683    

Slack (MET) :             9995.683ns  (required time - arrival time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[171].shift_reg_ff/CE
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@10000.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.471ns (10.602%)  route 3.972ns (89.398%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.630ns = ( 10006.630 - 10000.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.391     6.685    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.246     6.931 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           1.927     8.858    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.225     9.083 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         2.045    11.127    new_param_deser/CLK
    SLICE_X5Y34          FDRE                                         r  new_param_deser/deser[171].shift_reg_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                  10000.000 10000.000 r  
    AA3                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835 10000.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725 10002.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113 10002.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.278 10003.951    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.216 10004.167 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.563 10004.730    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113 10004.844 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.786 10006.630    new_param_deser/clk100k
    SLICE_X5Y34          FDRE                                         r  new_param_deser/deser[171].shift_reg_ff/C
                         clock pessimism              0.460 10007.090    
                         clock uncertainty           -0.035 10007.055    
    SLICE_X5Y34          FDRE (Setup_fdre_C_CE)      -0.244 10006.811    new_param_deser/deser[171].shift_reg_ff
  -------------------------------------------------------------------
                         required time                      10006.810    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                               9995.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 new_param_deser/deser[15].shift_reg_ff/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[16].shift_reg_ff/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.804%)  route 0.158ns (61.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.541     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.259     2.002    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.028 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.718     2.746    new_param_deser/clk100k
    SLICE_X0Y48          FDRE                                         r  new_param_deser/deser[15].shift_reg_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.846 r  new_param_deser/deser[15].shift_reg_ff/Q
                         net (fo=1, routed)           0.158     3.003    new_param_deser/Q[16]
    SLICE_X0Y51          FDRE                                         r  new_param_deser/deser[16].shift_reg_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.740     1.989    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.301     2.414    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.444 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.886     3.330    new_param_deser/clk100k
    SLICE_X0Y51          FDRE                                         r  new_param_deser/deser[16].shift_reg_ff/C
                         clock pessimism             -0.444     2.886    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.040     2.926    new_param_deser/deser[16].shift_reg_ff
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 new_param_deser/FS_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/on_in_reg/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.541     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.259     2.002    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.028 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.541     2.569    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/FS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     2.669 r  new_param_deser/FS_reg/Q
                         net (fo=2, routed)           0.055     2.724    new_param_deser/FS
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.740     1.989    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.301     2.414    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.444 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.740     3.184    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
                         clock pessimism             -0.615     2.569    
    SLICE_X55Y146        FDRE (Hold_fdre_C_D)         0.047     2.616    new_param_deser/on_in_reg
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 new_param_deser/deser[262].shift_reg_ff/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[263].shift_reg_ff/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.118ns (38.689%)  route 0.187ns (61.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.541     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.259     2.002    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.028 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.634     2.662    new_param_deser/clk100k
    SLICE_X8Y95          FDRE                                         r  new_param_deser/deser[262].shift_reg_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.118     2.780 r  new_param_deser/deser[262].shift_reg_ff/Q
                         net (fo=2, routed)           0.187     2.967    new_param_deser/Q[263]
    SLICE_X9Y102         FDRE                                         r  new_param_deser/deser[263].shift_reg_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.740     1.989    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.301     2.414    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.444 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.782     3.226    new_param_deser/clk100k
    SLICE_X9Y102         FDRE                                         r  new_param_deser/deser[263].shift_reg_ff/C
                         clock pessimism             -0.424     2.802    
    SLICE_X9Y102         FDRE (Hold_fdre_C_D)         0.040     2.842    new_param_deser/deser[263].shift_reg_ff
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 new_param_deser/deser[291].shift_reg_ff/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[292].shift_reg_ff/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.977%)  route 0.117ns (54.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.541     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.259     2.002    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.028 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.632     2.660    new_param_deser/clk100k
    SLICE_X21Y96         FDRE                                         r  new_param_deser/deser[291].shift_reg_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_fdre_C_Q)         0.100     2.760 r  new_param_deser/deser[291].shift_reg_ff/Q
                         net (fo=2, routed)           0.117     2.877    new_param_deser/Q[292]
    SLICE_X22Y97         FDRE                                         r  new_param_deser/deser[292].shift_reg_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.740     1.989    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.301     2.414    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.444 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.852     3.296    new_param_deser/clk100k
    SLICE_X22Y97         FDRE                                         r  new_param_deser/deser[292].shift_reg_ff/C
                         clock pessimism             -0.604     2.692    
    SLICE_X22Y97         FDRE (Hold_fdre_C_D)         0.037     2.729    new_param_deser/deser[292].shift_reg_ff
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 new_param_deser/deser[18].shift_reg_ff/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[19].shift_reg_ff/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.655%)  route 0.106ns (51.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.541     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.259     2.002    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.028 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.666     2.694    new_param_deser/clk100k
    SLICE_X0Y51          FDRE                                         r  new_param_deser/deser[18].shift_reg_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  new_param_deser/deser[18].shift_reg_ff/Q
                         net (fo=1, routed)           0.106     2.899    new_param_deser/Q[19]
    SLICE_X0Y52          FDRE                                         r  new_param_deser/deser[19].shift_reg_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.740     1.989    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.301     2.414    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.444 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.886     3.330    new_param_deser/clk100k
    SLICE_X0Y52          FDRE                                         r  new_param_deser/deser[19].shift_reg_ff/C
                         clock pessimism             -0.622     2.708    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.040     2.748    new_param_deser/deser[19].shift_reg_ff
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 new_param_deser/deser[29].shift_reg_ff/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[30].shift_reg_ff/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.655%)  route 0.106ns (51.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.541     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.259     2.002    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.028 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.664     2.692    new_param_deser/clk100k
    SLICE_X0Y57          FDRE                                         r  new_param_deser/deser[29].shift_reg_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.100     2.792 r  new_param_deser/deser[29].shift_reg_ff/Q
                         net (fo=1, routed)           0.106     2.897    new_param_deser/Q[30]
    SLICE_X0Y58          FDRE                                         r  new_param_deser/deser[30].shift_reg_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.740     1.989    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.301     2.414    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.444 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.884     3.328    new_param_deser/clk100k
    SLICE_X0Y58          FDRE                                         r  new_param_deser/deser[30].shift_reg_ff/C
                         clock pessimism             -0.622     2.706    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.040     2.746    new_param_deser/deser[30].shift_reg_ff
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 new_param_deser/deser[26].shift_reg_ff/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[27].shift_reg_ff/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.655%)  route 0.106ns (51.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.541     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.259     2.002    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.028 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.665     2.693    new_param_deser/clk100k
    SLICE_X0Y56          FDRE                                         r  new_param_deser/deser[26].shift_reg_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.100     2.793 r  new_param_deser/deser[26].shift_reg_ff/Q
                         net (fo=1, routed)           0.106     2.898    new_param_deser/Q[27]
    SLICE_X0Y57          FDRE                                         r  new_param_deser/deser[27].shift_reg_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.740     1.989    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.301     2.414    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.444 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.884     3.328    new_param_deser/clk100k
    SLICE_X0Y57          FDRE                                         r  new_param_deser/deser[27].shift_reg_ff/C
                         clock pessimism             -0.622     2.706    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.040     2.746    new_param_deser/deser[27].shift_reg_ff
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 new_param_deser/deser[228].shift_reg_ff/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[229].shift_reg_ff/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.417%)  route 0.215ns (64.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.541     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.259     2.002    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.028 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.634     2.662    new_param_deser/clk100k
    SLICE_X12Y99         FDRE                                         r  new_param_deser/deser[228].shift_reg_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.118     2.780 r  new_param_deser/deser[228].shift_reg_ff/Q
                         net (fo=2, routed)           0.215     2.995    new_param_deser/Q[229]
    SLICE_X11Y100        FDRE                                         r  new_param_deser/deser[229].shift_reg_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.740     1.989    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.301     2.414    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.444 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.782     3.226    new_param_deser/clk100k
    SLICE_X11Y100        FDRE                                         r  new_param_deser/deser[229].shift_reg_ff/C
                         clock pessimism             -0.424     2.802    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.040     2.842    new_param_deser/deser[229].shift_reg_ff
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 new_param_deser/deser[270].shift_reg_ff/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[271].shift_reg_ff/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.256%)  route 0.112ns (52.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.541     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.259     2.002    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.028 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.581     2.609    new_param_deser/clk100k
    SLICE_X15Y104        FDRE                                         r  new_param_deser/deser[270].shift_reg_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.100     2.709 r  new_param_deser/deser[270].shift_reg_ff/Q
                         net (fo=2, routed)           0.112     2.820    new_param_deser/Q[271]
    SLICE_X13Y105        FDRE                                         r  new_param_deser/deser[271].shift_reg_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.740     1.989    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.301     2.414    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.444 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.781     3.225    new_param_deser/clk100k
    SLICE_X13Y105        FDRE                                         r  new_param_deser/deser[271].shift_reg_ff/C
                         clock pessimism             -0.602     2.623    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.040     2.663    new_param_deser/deser[271].shift_reg_ff
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 new_param_deser/deser[20].shift_reg_ff/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[21].shift_reg_ff/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.231%)  route 0.112ns (52.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.541     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.259     2.002    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.028 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.666     2.694    new_param_deser/clk100k
    SLICE_X0Y52          FDRE                                         r  new_param_deser/deser[20].shift_reg_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  new_param_deser/deser[20].shift_reg_ff/Q
                         net (fo=1, routed)           0.112     2.905    new_param_deser/Q[21]
    SLICE_X0Y54          FDRE                                         r  new_param_deser/deser[21].shift_reg_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.740     1.989    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.301     2.414    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.444 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.885     3.329    new_param_deser/clk100k
    SLICE_X0Y54          FDRE                                         r  new_param_deser/deser[21].shift_reg_ff/C
                         clock pessimism             -0.622     2.707    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.040     2.747    new_param_deser/deser[21].shift_reg_ff
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         new_param_deser/deser_clk_origin/div_clk_reg_0
Waveform(ns):       { 0.000 5000.000 }
Period(ns):         10000.000
Sources:            { new_param_deser/deser_clk_origin/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10000.000   9998.400   BUFGCTRL_X0Y7  deser[0].shift_reg_ff_i_1/I
Min Period        n/a     FDRE/C   n/a            0.750         10000.000   9999.250   SLICE_X8Y105   new_param_deser/deser[242].shift_reg_ff/C
Min Period        n/a     FDRE/C   n/a            0.750         10000.000   9999.250   SLICE_X8Y105   new_param_deser/deser[243].shift_reg_ff/C
Min Period        n/a     FDRE/C   n/a            0.750         10000.000   9999.250   SLICE_X8Y103   new_param_deser/deser[244].shift_reg_ff/C
Min Period        n/a     FDRE/C   n/a            0.750         10000.000   9999.250   SLICE_X11Y105  new_param_deser/deser[276].shift_reg_ff/C
Min Period        n/a     FDRE/C   n/a            0.750         10000.000   9999.250   SLICE_X10Y95   new_param_deser/deser[302].shift_reg_ff/C
Min Period        n/a     FDRE/C   n/a            0.750         10000.000   9999.250   SLICE_X10Y95   new_param_deser/deser[303].shift_reg_ff/C
Min Period        n/a     FDRE/C   n/a            0.750         10000.000   9999.250   SLICE_X10Y95   new_param_deser/deser[304].shift_reg_ff/C
Min Period        n/a     FDRE/C   n/a            0.750         10000.000   9999.250   SLICE_X8Y96    new_param_deser/deser[309].shift_reg_ff/C
Min Period        n/a     FDRE/C   n/a            0.750         10000.000   9999.250   SLICE_X10Y95   new_param_deser/deser[314].shift_reg_ff/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         4999.999    4999.599   SLICE_X10Y88   new_param_deser/deser[418].shift_reg_ff/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         4999.999    4999.599   SLICE_X10Y88   new_param_deser/deser[419].shift_reg_ff/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         4999.999    4999.599   SLICE_X20Y89   new_param_deser/deser[429].shift_reg_ff/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5000.000    4999.600   SLICE_X8Y105   new_param_deser/deser[242].shift_reg_ff/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5000.000    4999.600   SLICE_X8Y105   new_param_deser/deser[243].shift_reg_ff/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5000.000    4999.600   SLICE_X8Y103   new_param_deser/deser[244].shift_reg_ff/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5000.000    4999.600   SLICE_X11Y105  new_param_deser/deser[276].shift_reg_ff/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5000.000    4999.600   SLICE_X10Y95   new_param_deser/deser[302].shift_reg_ff/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5000.000    4999.600   SLICE_X10Y95   new_param_deser/deser[303].shift_reg_ff/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5000.000    4999.600   SLICE_X10Y95   new_param_deser/deser[304].shift_reg_ff/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5000.000    4999.649   SLICE_X54Y147  new_param_deser/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5000.000    4999.649   SLICE_X54Y147  new_param_deser/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5000.000    4999.649   SLICE_X54Y147  new_param_deser/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5000.000    4999.649   SLICE_X54Y147  new_param_deser/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5000.000    4999.649   SLICE_X54Y148  new_param_deser/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5000.000    4999.649   SLICE_X54Y148  new_param_deser/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5000.000    4999.649   SLICE_X54Y148  new_param_deser/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5000.000    4999.649   SLICE_X54Y148  new_param_deser/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5000.000    4999.649   SLICE_X0Y45    new_param_deser/deser[10].shift_reg_ff/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5000.000    4999.649   SLICE_X4Y49    new_param_deser/deser[154].shift_reg_ff/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  To Clock:  VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0

Setup :            0  Failing Endpoints,  Worst Slack       85.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.813ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/spi_sck_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adc_sck
                            (output port clocked by VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.999ns (63.787%)  route 1.703ns (36.213%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -9.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    9.460ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.896     9.460    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y33          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sck_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.269     9.729 r  ADC1/LTC2195_SPI_inst/spi_sck_out_reg/Q
                         net (fo=1, routed)           1.703    11.431    adc_sck_OBUF
    Y21                  OBUF (Prop_obuf_I_O)         2.730    14.162 r  adc_sck_OBUF_inst/O
                         net (fo=0)                   0.000    14.162    adc_sck
    Y21                                                               r  adc_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.000    99.975    
  -------------------------------------------------------------------
                         required time                         99.975    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                 85.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.717ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/spi_sck_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adc_sck
                            (output port clocked by VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 1.407ns (72.469%)  route 0.535ns (27.531%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.712     3.799    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y33          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sck_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.100     3.899 r  ADC1/LTC2195_SPI_inst/spi_sck_out_reg/Q
                         net (fo=1, routed)           0.535     4.434    adc_sck_OBUF
    Y21                  OBUF (Prop_obuf_I_O)         1.307     5.742 r  adc_sck_OBUF_inst/O
                         net (fo=0)                   0.000     5.742    adc_sck
    Y21                                                               r  adc_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           5.742    
  -------------------------------------------------------------------
                         slack                                  5.717    





---------------------------------------------------------------------------------------------------
From Clock:  DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  To Clock:  VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0

Setup :            0  Failing Endpoints,  Worst Slack       86.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.515ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/spi_sck_out_reg/C
                            (rising edge-triggered cell FDRE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac_sck
                            (output port clocked by VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 3.051ns (63.988%)  route 1.717ns (36.012%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -8.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.694     8.693    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sck_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.269     8.962 r  DAC0/AD_9783_SPI_inst/spi_sck_out_reg/Q
                         net (fo=1, routed)           1.717    10.679    dac_sck_OBUF
    P26                  OBUF (Prop_obuf_I_O)         2.782    13.460 r  dac_sck_OBUF_inst/O
                         net (fo=0)                   0.000    13.460    dac_sck
    P26                                                               r  dac_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.000    99.975    
  -------------------------------------------------------------------
                         required time                         99.975    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 86.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.438ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/spi_sck_out_reg/C
                            (rising edge-triggered cell FDRE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac_sck
                            (output port clocked by VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 1.459ns (72.911%)  route 0.542ns (27.089%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.655     3.462    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sck_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.100     3.562 r  DAC0/AD_9783_SPI_inst/spi_sck_out_reg/Q
                         net (fo=1, routed)           0.542     4.104    dac_sck_OBUF
    P26                  OBUF (Prop_obuf_I_O)         1.359     5.463 r  dac_sck_OBUF_inst/O
                         net (fo=0)                   0.000     5.463    dac_sck
    P26                                                               r  dac_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           5.463    
  -------------------------------------------------------------------
                         slack                                  5.438    





---------------------------------------------------------------------------------------------------
From Clock:  ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.322ns (23.527%)  route 1.047ns (76.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    9.457ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.893     9.457    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.269     9.726 r  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.580    10.305    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y33          LUT4 (Prop_lut4_I1_O)        0.053    10.358 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1/O
                         net (fo=1, routed)           0.467    10.825    ADC1/LTC2195_SPI_inst_n_10
    SLICE_X5Y33          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.785    14.458    ADC1/clk_in
    SLICE_X5Y33          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.663    
                         clock uncertainty           -0.035    14.627    
    SLICE_X5Y33          FDCE (Setup_fdce_C_D)       -0.020    14.607    ADC1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.500ns (39.268%)  route 0.773ns (60.732%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    9.457ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.893     9.457    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.269     9.726 f  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.580    10.305    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y33          LUT4 (Prop_lut4_I0_O)        0.066    10.371 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3/O
                         net (fo=1, routed)           0.194    10.565    ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.165    10.730 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1/O
                         net (fo=1, routed)           0.000    10.730    ADC1/LTC2195_SPI_inst_n_11
    SLICE_X5Y33          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.785    14.458    ADC1/clk_in
    SLICE_X5Y33          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.204    14.663    
                         clock uncertainty           -0.035    14.627    
    SLICE_X5Y33          FDCE (Setup_fdce_C_D)        0.034    14.661    ADC1/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.322ns (25.924%)  route 0.920ns (74.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    9.457ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.893     9.457    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.269     9.726 f  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.920    10.646    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y35          LUT4 (Prop_lut4_I1_O)        0.053    10.699 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1/O
                         net (fo=1, routed)           0.000    10.699    ADC1/LTC2195_SPI_inst_n_9
    SLICE_X5Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.787    14.460    ADC1/clk_in
    SLICE_X5Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.665    
                         clock uncertainty           -0.035    14.629    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.034    14.663    ADC1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.322ns (26.118%)  route 0.911ns (73.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    9.457ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.893     9.457    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.269     9.726 f  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.911    10.637    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.053    10.690 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1/O
                         net (fo=1, routed)           0.000    10.690    ADC1/LTC2195_SPI_inst_n_5
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.787    14.460    ADC1/clk_in
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.204    14.665    
                         clock uncertainty           -0.035    14.629    
    SLICE_X4Y35          FDCE (Setup_fdce_C_D)        0.034    14.663    ADC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.337ns (26.808%)  route 0.920ns (73.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    9.457ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.893     9.457    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.269     9.726 r  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.920    10.646    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y35          LUT4 (Prop_lut4_I0_O)        0.068    10.714 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1/O
                         net (fo=1, routed)           0.000    10.714    ADC1/LTC2195_SPI_inst_n_8
    SLICE_X5Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.787    14.460    ADC1/clk_in
    SLICE_X5Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.665    
                         clock uncertainty           -0.035    14.629    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.063    14.692    ADC1/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.322ns (28.467%)  route 0.809ns (71.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    9.457ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.893     9.457    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.269     9.726 f  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.809    10.535    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y35          LUT4 (Prop_lut4_I1_O)        0.053    10.588 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1/O
                         net (fo=1, routed)           0.000    10.588    ADC1/LTC2195_SPI_inst_n_7
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.787    14.460    ADC1/clk_in
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.665    
                         clock uncertainty           -0.035    14.629    
    SLICE_X4Y35          FDCE (Setup_fdce_C_D)        0.035    14.664    ADC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.335ns (29.280%)  route 0.809ns (70.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    9.457ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.893     9.457    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.269     9.726 r  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.809    10.535    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y35          LUT4 (Prop_lut4_I0_O)        0.066    10.601 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1/O
                         net (fo=1, routed)           0.000    10.601    ADC1/LTC2195_SPI_inst_n_6
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.787    14.460    ADC1/clk_in
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.204    14.665    
                         clock uncertainty           -0.035    14.629    
    SLICE_X4Y35          FDCE (Setup_fdce_C_D)        0.063    14.692    ADC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.322ns (36.954%)  route 0.549ns (63.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 14.459 - 10.000 ) 
    Source Clock Delay      (SCD):    9.457ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.594     4.472    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.246     4.718 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     7.339    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.225     7.564 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.893     9.457    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.269     9.726 r  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.549    10.275    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.053    10.328 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1/O
                         net (fo=1, routed)           0.000    10.328    ADC1/LTC2195_SPI_inst_n_4
    SLICE_X4Y34          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.786    14.459    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.664    
                         clock uncertainty           -0.035    14.628    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)        0.035    14.663    ADC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  4.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.067ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.477%)  route 0.254ns (66.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.709     3.796    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.100     3.896 r  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.254     4.151    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.028     4.179 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1/O
                         net (fo=1, routed)           0.000     4.179    ADC1/LTC2195_SPI_inst_n_4
    SLICE_X4Y34          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.950     2.199    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.051    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.061     2.112    ADC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           4.179    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.156ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.129ns (26.482%)  route 0.358ns (73.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.709     3.796    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.100     3.896 r  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.358     4.255    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y35          LUT4 (Prop_lut4_I0_O)        0.029     4.284 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1/O
                         net (fo=1, routed)           0.000     4.284    ADC1/LTC2195_SPI_inst_n_6
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     2.052    
    SLICE_X4Y35          FDCE (Hold_fdce_C_D)         0.075     2.127    ADC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.169ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.330%)  route 0.358ns (73.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.709     3.796    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.100     3.896 f  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.358     4.255    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y35          LUT4 (Prop_lut4_I1_O)        0.028     4.283 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1/O
                         net (fo=1, routed)           0.000     4.283    ADC1/LTC2195_SPI_inst_n_7
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     2.052    
    SLICE_X4Y35          FDCE (Hold_fdce_C_D)         0.061     2.113    ADC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.207ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.197ns (37.791%)  route 0.324ns (62.209%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.709     3.796    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.100     3.896 f  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.247     4.143    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y33          LUT4 (Prop_lut4_I0_O)        0.029     4.172 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3/O
                         net (fo=1, routed)           0.078     4.250    ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.068     4.318 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1/O
                         net (fo=1, routed)           0.000     4.318    ADC1/LTC2195_SPI_inst_n_11
    SLICE_X5Y33          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.949     2.198    ADC1/clk_in
    SLICE_X5Y33          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     2.050    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.060     2.110    ADC1/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.209ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.128ns (24.387%)  route 0.397ns (75.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.709     3.796    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.100     3.896 f  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.397     4.293    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.028     4.321 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1/O
                         net (fo=1, routed)           0.000     4.321    ADC1/LTC2195_SPI_inst_n_5
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     2.052    
    SLICE_X4Y35          FDCE (Hold_fdce_C_D)         0.060     2.112    ADC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.212ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.133ns (24.489%)  route 0.410ns (75.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.709     3.796    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.100     3.896 r  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.410     4.307    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y35          LUT4 (Prop_lut4_I0_O)        0.033     4.340 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1/O
                         net (fo=1, routed)           0.000     4.340    ADC1/LTC2195_SPI_inst_n_8
    SLICE_X5Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X5Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     2.052    
    SLICE_X5Y35          FDCE (Hold_fdce_C_D)         0.075     2.127    ADC1/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           4.340    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.222ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.128ns (23.787%)  route 0.410ns (76.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.709     3.796    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.100     3.896 f  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.410     4.307    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y35          LUT4 (Prop_lut4_I1_O)        0.028     4.335 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1/O
                         net (fo=1, routed)           0.000     4.335    ADC1/LTC2195_SPI_inst_n_9
    SLICE_X5Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X5Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     2.052    
    SLICE_X5Y35          FDCE (Hold_fdce_C_D)         0.060     2.112    ADC1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.276ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.198%)  route 0.449ns (77.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.601     1.702    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091     1.793 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.230     3.023    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.064     3.087 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.709     3.796    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.100     3.896 r  ADC1/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.247     4.143    ADC1/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y33          LUT4 (Prop_lut4_I1_O)        0.028     4.171 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1/O
                         net (fo=1, routed)           0.202     4.373    ADC1/LTC2195_SPI_inst_n_10
    SLICE_X5Y33          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.949     2.198    ADC1/clk_in
    SLICE_X5Y33          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     2.050    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.047     2.097    ADC1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  2.276    





---------------------------------------------------------------------------------------------------
From Clock:  DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.322ns (30.740%)  route 0.726ns (69.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.726     9.682    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.053     9.735 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.735    DAC0/AD_9783_SPI_inst_n_6
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.584    14.257    DAC0/clk_in
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X6Y73          FDCE (Setup_fdce_C_D)        0.071    14.497    DAC0/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.322ns (30.828%)  route 0.723ns (69.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 f  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.723     9.679    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y73          LUT6 (Prop_lut6_I4_O)        0.053     9.732 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     9.732    DAC0/AD_9783_SPI_inst_n_5
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.584    14.257    DAC0/clk_in
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X6Y73          FDCE (Setup_fdce_C_D)        0.072    14.498    DAC0/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.335ns (31.589%)  route 0.726ns (68.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 f  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.726     9.682    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.066     9.748 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.748    DAC0/AD_9783_SPI_inst_n_7
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.584    14.257    DAC0/clk_in
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X6Y73          FDCE (Setup_fdce_C_D)        0.092    14.518    DAC0/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.322ns (36.950%)  route 0.549ns (63.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 f  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.549     9.506    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y75          LUT5 (Prop_lut5_I4_O)        0.053     9.559 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.559    DAC0/AD_9783_SPI_inst_n_9
    SLICE_X5Y75          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.582    14.255    DAC0/clk_in
    SLICE_X5Y75          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.460    
                         clock uncertainty           -0.035    14.424    
    SLICE_X5Y75          FDCE (Setup_fdce_C_D)        0.035    14.459    DAC0/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.334ns (37.807%)  route 0.549ns (62.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.549     9.506    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y75          LUT5 (Prop_lut5_I0_O)        0.065     9.571 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.571    DAC0/AD_9783_SPI_inst_n_8
    SLICE_X5Y75          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.582    14.255    DAC0/clk_in
    SLICE_X5Y75          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.460    
                         clock uncertainty           -0.035    14.424    
    SLICE_X5Y75          FDCE (Setup_fdce_C_D)        0.063    14.487    DAC0/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.322ns (42.360%)  route 0.438ns (57.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    8.688ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.598     4.476    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.269     4.745 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.134     6.879    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     6.999 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.689     8.688    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.269     8.957 r  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.438     9.395    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.053     9.448 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.448    DAC0/AD_9783_SPI_inst_n_4
    SLICE_X3Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.585    14.258    DAC0/clk_in
    SLICE_X3Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.463    
                         clock uncertainty           -0.035    14.427    
    SLICE_X3Y73          FDCE (Setup_fdce_C_D)        0.035    14.462    DAC0/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.742%)  route 0.211ns (62.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.652     3.459    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.100     3.559 r  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.211     3.771    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.028     3.799 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.799    DAC0/AD_9783_SPI_inst_n_4
    SLICE_X3Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.870     2.119    DAC0/clk_in
    SLICE_X3Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     1.971    
    SLICE_X3Y73          FDCE (Hold_fdce_C_D)         0.060     2.031    DAC0/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.788ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.130ns (34.905%)  route 0.242ns (65.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.652     3.459    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.100     3.559 r  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.242     3.802    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y75          LUT5 (Prop_lut5_I0_O)        0.030     3.832 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.832    DAC0/AD_9783_SPI_inst_n_8
    SLICE_X5Y75          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.868     2.117    DAC0/clk_in
    SLICE_X5Y75          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.969    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.075     2.044    DAC0/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.801ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.553%)  route 0.242ns (65.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.652     3.459    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.100     3.559 f  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.242     3.802    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y75          LUT5 (Prop_lut5_I4_O)        0.028     3.830 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.830    DAC0/AD_9783_SPI_inst_n_9
    SLICE_X5Y75          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.868     2.117    DAC0/clk_in
    SLICE_X5Y75          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.969    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.060     2.029    DAC0/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           3.830    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.859ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.126ns (27.067%)  route 0.340ns (72.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.652     3.459    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.100     3.559 f  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.340     3.899    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.026     3.925 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.925    DAC0/AD_9783_SPI_inst_n_7
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.869     2.118    DAC0/clk_in
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.970    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.096     2.066    DAC0/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.867ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.128ns (27.556%)  route 0.337ns (72.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.652     3.459    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.100     3.559 f  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.337     3.896    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y73          LUT6 (Prop_lut6_I4_O)        0.028     3.924 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.924    DAC0/AD_9783_SPI_inst_n_5
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.869     2.118    DAC0/clk_in
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.970    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.087     2.057    DAC0/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           3.924    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.870ns  (arrival time - required time)
  Source:                 DAC0/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.128ns (27.379%)  route 0.340ns (72.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.604     1.705    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.100     1.805 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.976     2.781    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.807 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.652     3.459    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.100     3.559 r  DAC0/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.340     3.899    DAC0/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.028     3.927 r  DAC0/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.927    DAC0/AD_9783_SPI_inst_n_6
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.869     2.118    DAC0/clk_in
    SLICE_X6Y73          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.970    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.087     2.057    DAC0/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           3.927    
  -------------------------------------------------------------------
                         slack                                  1.870    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__2/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.464ns  (logic 0.573ns (23.254%)  route 1.891ns (76.746%))
  Logic Levels:           0  
  Clock Path Skew:        -3.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q7
                         net (fo=4, routed)           1.891    11.696    PID/PD/e_in[11]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__2/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__2/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.381    13.892    PID/PD/b0x11__2
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__2/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.422ns  (logic 0.573ns (23.659%)  route 1.849ns (76.341%))
  Logic Levels:           0  
  Clock Path Skew:        -3.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.849    11.653    PID/PD/e_in[1]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__2/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__2/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.381    13.892    PID/PD/b0x11__2
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.390ns  (logic 0.573ns (23.978%)  route 1.817ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        -3.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q8
                         net (fo=4, routed)           1.817    11.621    PID/PD/e_in[13]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.381    13.901    PID/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__2/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.376ns  (logic 0.573ns (24.115%)  route 1.803ns (75.885%))
  Logic Levels:           0  
  Clock Path Skew:        -3.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q5
                         net (fo=4, routed)           1.803    11.608    PID/PD/e_in[7]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__2/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__2/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.381    13.892    PID/PD/b0x11__2
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__2/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.302ns  (logic 0.573ns (24.887%)  route 1.729ns (75.113%))
  Logic Levels:           0  
  Clock Path Skew:        -3.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    7.989ns = ( 9.239 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     9.812 r  ADC1/pins[2].ISERDESE2_inst/Q3
                         net (fo=4, routed)           1.729    11.541    PID/PD/e_in[4]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__2/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__2/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.381    13.892    PID/PD/b0x11__2
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.199ns  (logic 0.573ns (26.054%)  route 1.626ns (73.946%))
  Logic Levels:           0  
  Clock Path Skew:        -3.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.626    11.431    PID/PD/e_in[1]
    DSP48_X1Y30          DSP48E1                                      r  PID/PD/b0x11__1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.587    14.261    PID/PD/clk_in
    DSP48_X1Y30          DSP48E1                                      r  PID/PD/b0x11__1/CLK
                         clock pessimism              0.204    14.465    
                         clock uncertainty           -0.194    14.271    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    13.890    PID/PD/b0x11__1
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.190ns  (logic 0.573ns (26.165%)  route 1.617ns (73.835%))
  Logic Levels:           0  
  Clock Path Skew:        -3.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    7.989ns = ( 9.239 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573     9.812 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          1.617    11.428    PID/PD/e_in[14]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    13.901    PID/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.190ns  (logic 0.573ns (26.165%)  route 1.617ns (73.835%))
  Logic Levels:           0  
  Clock Path Skew:        -3.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    7.989ns = ( 9.239 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573     9.812 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          1.617    11.428    PID/PD/e_in[14]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.381    13.901    PID/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.170ns  (logic 0.573ns (26.411%)  route 1.597ns (73.589%))
  Logic Levels:           0  
  Clock Path Skew:        -3.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q8
                         net (fo=4, routed)           1.597    11.401    PID/PD/e_in[13]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__2/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__2/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.381    13.892    PID/PD/b0x11__2
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.164ns  (logic 0.573ns (26.476%)  route 1.591ns (73.524%))
  Logic Levels:           0  
  Clock Path Skew:        -3.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q7
                         net (fo=4, routed)           1.591    11.396    PID/PD/e_in[11]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.381    13.901    PID/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  2.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.395ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.385ns  (logic 0.193ns (50.082%)  route 0.192ns (49.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.192     4.684    ADC1/p_35_out
    SLICE_X1Y12          FDRE                                         r  ADC1/ADC0_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.953     2.202    ADC1/clk_in
    SLICE_X1Y12          FDRE                                         r  ADC1/ADC0_out_reg[9]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.041     2.289    ADC1/ADC0_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           4.684    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.397ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    3.051ns = ( 4.301 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.301    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.494 r  ADC1/pins[1].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.195     4.689    ADC1/p_31_out
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.957     2.206    ADC1/clk_in
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[0]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.194     2.252    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.040     2.292    ADC1/ADC0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           4.689    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.430ns  (logic 0.193ns (44.913%)  route 0.237ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.237     4.728    ADC1/p_37_out
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.953     2.202    ADC1/clk_in
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[5]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.043     2.291    ADC1/ADC0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.438ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.152%)  route 0.234ns (54.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.234     4.726    ADC1/p_33_out
    SLICE_X1Y12          FDRE                                         r  ADC1/ADC0_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.953     2.202    ADC1/clk_in
    SLICE_X1Y12          FDRE                                         r  ADC1/ADC0_out_reg[13]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.040     2.288    ADC1/ADC0_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           4.726    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.430ns  (logic 0.193ns (44.905%)  route 0.237ns (55.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.237     4.728    ADC1/p_36_out
    SLICE_X0Y11          FDRE                                         r  ADC1/ADC0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.955     2.204    ADC1/clk_in
    SLICE_X0Y11          FDRE                                         r  ADC1/ADC0_out_reg[7]/C
                         clock pessimism             -0.147     2.056    
                         clock uncertainty            0.194     2.250    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.040     2.290    ADC1/ADC0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.426ns  (logic 0.193ns (45.290%)  route 0.233ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.051ns = ( 4.301 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.301    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.494 r  ADC1/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.233     4.727    ADC1/p_25_out
    SLICE_X0Y7           FDRE                                         r  ADC1/ADC0_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X0Y7           FDRE                                         r  ADC1/ADC0_out_reg[12]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.038     2.289    ADC1/ADC0_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.441ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.431ns  (logic 0.193ns (44.796%)  route 0.238ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.238     4.729    ADC1/p_34_out
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.953     2.202    ADC1/clk_in
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[11]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.040     2.288    ADC1/ADC0_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           4.729    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.445ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.436ns  (logic 0.193ns (44.276%)  route 0.243ns (55.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.051ns = ( 4.301 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.301    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.494 r  ADC1/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.243     4.737    ADC1/p_28_out
    SLICE_X0Y8           FDRE                                         r  ADC1/ADC0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X0Y8           FDRE                                         r  ADC1/ADC0_out_reg[6]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.041     2.292    ADC1/ADC0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.448ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.436ns  (logic 0.193ns (44.257%)  route 0.243ns (55.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.051ns = ( 4.301 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.301    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.494 r  ADC1/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.243     4.737    ADC1/p_29_out
    SLICE_X0Y8           FDRE                                         r  ADC1/ADC0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X0Y8           FDRE                                         r  ADC1/ADC0_out_reg[4]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.038     2.289    ADC1/ADC0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.450ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (43.931%)  route 0.246ns (56.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.051ns = ( 4.301 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.301    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.494 r  ADC1/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.246     4.741    ADC1/p_24_out
    SLICE_X0Y8           FDRE                                         r  ADC1/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X0Y8           FDRE                                         r  ADC1/ADC0_out_reg[14]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.040     2.291    ADC1/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           4.741    
  -------------------------------------------------------------------
                         slack                                  2.450    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  To Clock:  ADC1/LTC2195_SPI_inst/data_out_reg[4]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -5.004ns,  Total Violation       -5.004ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.004ns  (required time - arrival time)
  Source:                 adc_sdo
                            (input port clocked by VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        13.515ns  (logic 1.431ns (10.589%)  route 12.084ns (89.410%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            100.000ns
  Clock Path Skew:        8.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.566ns = ( 108.566 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                100.000   100.000    
    AC26                                              0.000   100.000 r  adc_sdo (IN)
                         net (fo=0)                   0.000   100.000    adc_sdo
    AC26                 IBUF (Prop_ibuf_I_O)         1.431   101.431 r  adc_sdo_IBUF_inst/O
                         net (fo=1, routed)          12.084   113.515    ADC1/LTC2195_SPI_inst/adc_sdo_IBUF
    SLICE_X2Y31          SRL16E                                       r  ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.784   108.566    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y31          SRL16E                                       r  ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1/CLK
                         clock pessimism              0.000   108.566    
                         clock uncertainty           -0.025   108.541    
    SLICE_X2Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   108.511    ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                        108.511    
                         arrival time                        -113.515    
  -------------------------------------------------------------------
                         slack                                 -5.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 adc_sdo
                            (input port clocked by VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 0.658ns (10.356%)  route 5.696ns (89.644%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    AC26                                              0.000     0.000 r  adc_sdo (IN)
                         net (fo=0)                   0.000     0.000    adc_sdo
    AC26                 IBUF (Prop_ibuf_I_O)         0.658     0.658 r  adc_sdo_IBUF_inst/O
                         net (fo=1, routed)           5.696     6.354    ADC1/LTC2195_SPI_inst/adc_sdo_IBUF
    SLICE_X2Y31          SRL16E                                       r  ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.948     4.644    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y31          SRL16E                                       r  ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1/CLK
                         clock pessimism              0.000     4.644    
                         clock uncertainty            0.025     4.669    
    SLICE_X2Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     4.768    ADC1/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC1_LTC2195_SPI_inst_data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           6.354    
  -------------------------------------------------------------------
                         slack                                  1.586    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  ADC1/LTC2195_SPI_inst/data_out_reg[4]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        9.386ns  (logic 0.322ns (3.431%)  route 9.064ns (96.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.121    99.171    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.053    99.224 r  ADC1/LTC2195_SPI_inst/spi_scs_out_i_1/O
                         net (fo=1, routed)           4.943   104.168    ADC1/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X3Y30          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y30          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204   108.770    
                         clock uncertainty           -0.035   108.734    
    SLICE_X3Y30          FDRE (Setup_fdre_C_CE)      -0.244   108.490    ADC1/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                        108.490    
                         arrival time                        -104.168    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        7.247ns  (logic 0.322ns (4.443%)  route 6.925ns (95.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 108.568 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.812    96.863    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X1Y32          LUT5 (Prop_lut5_I1_O)        0.053    96.916 r  ADC1/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           5.113   102.029    ADC1/LTC2195_SPI_inst/spi_sdo_out2_out
    SLICE_X0Y32          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.786   108.568    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y32          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204   108.773    
                         clock uncertainty           -0.035   108.737    
    SLICE_X0Y32          FDRE (Setup_fdre_C_CE)      -0.244   108.493    ADC1/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                        108.493    
                         arrival time                        -102.029    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.496ns  (logic 0.322ns (4.957%)  route 6.174ns (95.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    4.776ns = ( 94.776 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.898    94.776    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.269    95.045 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          1.177    96.222    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.053    96.275 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          4.996   101.271    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X1Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204   108.770    
                         clock uncertainty           -0.035   108.734    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.244   108.490    ADC1/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                        108.490    
                         arrival time                        -101.271    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.496ns  (logic 0.322ns (4.957%)  route 6.174ns (95.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    4.776ns = ( 94.776 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.898    94.776    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.269    95.045 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          1.177    96.222    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.053    96.275 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          4.996   101.271    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X1Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204   108.770    
                         clock uncertainty           -0.035   108.734    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.244   108.490    ADC1/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                        108.490    
                         arrival time                        -101.271    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.513ns  (logic 0.322ns (4.944%)  route 6.191ns (95.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    4.776ns = ( 94.776 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.898    94.776    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.269    95.045 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          1.177    96.222    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.053    96.275 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          5.014   101.289    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204   108.770    
                         clock uncertainty           -0.035   108.734    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.219   108.515    ADC1/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                        108.515    
                         arrival time                        -101.289    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.513ns  (logic 0.322ns (4.944%)  route 6.191ns (95.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    4.776ns = ( 94.776 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.898    94.776    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.269    95.045 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          1.177    96.222    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.053    96.275 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          5.014   101.289    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204   108.770    
                         clock uncertainty           -0.035   108.734    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.219   108.515    ADC1/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                        108.515    
                         arrival time                        -101.289    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.513ns  (logic 0.322ns (4.944%)  route 6.191ns (95.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    4.776ns = ( 94.776 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.898    94.776    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.269    95.045 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          1.177    96.222    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.053    96.275 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          5.014   101.289    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204   108.770    
                         clock uncertainty           -0.035   108.734    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.219   108.515    ADC1/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                        108.515    
                         arrival time                        -101.289    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.513ns  (logic 0.322ns (4.944%)  route 6.191ns (95.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    4.776ns = ( 94.776 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.898    94.776    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.269    95.045 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          1.177    96.222    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.053    96.275 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          5.014   101.289    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204   108.770    
                         clock uncertainty           -0.035   108.734    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.219   108.515    ADC1/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                        108.515    
                         arrival time                        -101.289    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.513ns  (logic 0.322ns (4.944%)  route 6.191ns (95.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    4.776ns = ( 94.776 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.898    94.776    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.269    95.045 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          1.177    96.222    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.053    96.275 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          5.014   101.289    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204   108.770    
                         clock uncertainty           -0.035   108.734    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.219   108.515    ADC1/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                        108.515    
                         arrival time                        -101.289    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.513ns  (logic 0.322ns (4.944%)  route 6.191ns (95.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    4.776ns = ( 94.776 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.898    94.776    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.269    95.045 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          1.177    96.222    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.053    96.275 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          5.014   101.289    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204   108.770    
                         clock uncertainty           -0.035   108.734    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.219   108.515    ADC1/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                        108.515    
                         arrival time                        -101.289    
  -------------------------------------------------------------------
                         slack                                  7.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.128ns (4.444%)  route 2.752ns (95.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.446     2.359    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y33          LUT5 (Prop_lut5_I0_O)        0.028     2.387 r  ADC1/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           2.306     4.693    ADC1/LTC2195_SPI_inst/spi_sck_out3_out
    SLICE_X3Y33          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.950     4.646    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y33          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     4.498    
    SLICE_X3Y33          FDRE (Hold_fdre_C_CE)        0.010     4.508    ADC1/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -4.508    
                         arrival time                           4.693    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.128ns (4.431%)  route 2.761ns (95.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.436     2.349    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.028     2.377 r  ADC1/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           2.325     4.702    ADC1/LTC2195_SPI_inst/spi_sdo_out2_out
    SLICE_X0Y32          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.949     4.645    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y32          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.497    
    SLICE_X0Y32          FDRE (Hold_fdre_C_CE)        0.010     4.507    ADC1/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.507    
                         arrival time                           4.702    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.128ns (4.334%)  route 2.825ns (95.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.604     2.517    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.028     2.545 r  ADC1/LTC2195_SPI_inst/spi_scs_out_i_1/O
                         net (fo=1, routed)           2.221     4.766    ADC1/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X3Y30          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.947     4.643    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y30          FDRE                                         r  ADC1/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     4.495    
    SLICE_X3Y30          FDRE (Hold_fdre_C_CE)        0.010     4.505    ADC1/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -4.505    
                         arrival time                           4.766    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.128ns (4.245%)  route 2.887ns (95.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.644ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.553     2.467    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.028     2.495 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          2.334     4.828    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X1Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.948     4.644    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     4.496    
    SLICE_X1Y31          FDCE (Hold_fdce_C_CE)        0.010     4.506    ADC1/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.506    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.128ns (4.245%)  route 2.887ns (95.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.644ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.553     2.467    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.028     2.495 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          2.334     4.828    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X1Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.948     4.644    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     4.496    
    SLICE_X1Y31          FDCE (Hold_fdce_C_CE)        0.010     4.506    ADC1/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.506    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.128ns (4.245%)  route 2.887ns (95.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.644ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.553     2.467    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.028     2.495 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          2.334     4.828    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X1Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.948     4.644    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     4.496    
    SLICE_X1Y31          FDCE (Hold_fdce_C_CE)        0.010     4.506    ADC1/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.506    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.128ns (4.245%)  route 2.887ns (95.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.644ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.553     2.467    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.028     2.495 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          2.334     4.828    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X1Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.948     4.644    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     4.496    
    SLICE_X1Y31          FDCE (Hold_fdce_C_CE)        0.010     4.506    ADC1/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.506    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.128ns (4.214%)  route 2.909ns (95.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.553     2.467    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.028     2.495 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          2.356     4.851    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.947     4.643    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     4.495    
    SLICE_X2Y30          FDCE (Hold_fdce_C_CE)        0.030     4.525    ADC1/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.525    
                         arrival time                           4.851    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.128ns (4.214%)  route 2.909ns (95.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.553     2.467    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.028     2.495 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          2.356     4.851    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.947     4.643    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     4.495    
    SLICE_X2Y30          FDCE (Hold_fdce_C_CE)        0.030     4.525    ADC1/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.525    
                         arrival time                           4.851    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.128ns (4.214%)  route 2.909ns (95.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.553     2.467    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.028     2.495 r  ADC1/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          2.356     4.851    ADC1/LTC2195_SPI_inst/counter_f
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.947     4.643    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y30          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     4.495    
    SLICE_X2Y30          FDCE (Hold_fdce_C_CE)        0.030     4.525    ADC1/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.525    
                         arrival time                           4.851    
  -------------------------------------------------------------------
                         slack                                  0.325    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0
  To Clock:  DAC0/AD_9783_SPI_inst/data_out_reg[14]_0

Setup :            2  Failing Endpoints,  Worst Slack       -4.870ns,  Total Violation       -9.657ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.870ns  (required time - arrival time)
  Source:                 dac_sdo
                            (input port clocked by VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        12.709ns  (logic 1.412ns (11.110%)  route 11.297ns (88.890%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            100.000ns
  Clock Path Skew:        7.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 107.883 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                100.000   100.000    
    P23                                               0.000   100.000 r  dac_sdo (IN)
                         net (fo=0)                   0.000   100.000    dac_sdo
    P23                  IBUF (Prop_ibuf_I_O)         1.412   101.412 r  dac_sdo_IBUF_inst/O
                         net (fo=2, routed)          11.297   112.709    DAC0/AD_9783_SPI_inst/dac_sdo_IBUF
    SLICE_X1Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.585   107.883    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.000   107.883    
                         clock uncertainty           -0.025   107.858    
    SLICE_X1Y76          FDPE (Setup_fdpe_C_D)       -0.020   107.838    DAC0/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                        107.838    
                         arrival time                        -112.709    
  -------------------------------------------------------------------
                         slack                                 -4.870    

Slack (VIOLATED) :        -4.787ns  (required time - arrival time)
  Source:                 dac_sdo
                            (input port clocked by VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 1.412ns (11.159%)  route 11.241ns (88.841%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            100.000ns
  Clock Path Skew:        7.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 107.883 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                100.000   100.000    
    P23                                               0.000   100.000 r  dac_sdo (IN)
                         net (fo=0)                   0.000   100.000    dac_sdo
    P23                  IBUF (Prop_ibuf_I_O)         1.412   101.412 r  dac_sdo_IBUF_inst/O
                         net (fo=2, routed)          11.241   112.652    DAC0/AD_9783_SPI_inst/dac_sdo_IBUF
    SLICE_X2Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.585   107.883    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.000   107.883    
                         clock uncertainty           -0.025   107.858    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.007   107.865    DAC0/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                        107.865    
                         arrival time                        -112.652    
  -------------------------------------------------------------------
                         slack                                 -4.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 dac_sdo
                            (input port clocked by VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.639ns (11.076%)  route 5.130ns (88.924%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    P23                                               0.000     0.000 r  dac_sdo (IN)
                         net (fo=0)                   0.000     0.000    dac_sdo
    P23                  IBUF (Prop_ibuf_I_O)         0.639     0.639 r  dac_sdo_IBUF_inst/O
                         net (fo=2, routed)           5.130     5.768    DAC0/AD_9783_SPI_inst/dac_sdo_IBUF
    SLICE_X2Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.870     4.240    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.000     4.240    
                         clock uncertainty            0.025     4.265    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.060     4.325    DAC0/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -4.325    
                         arrival time                           5.768    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 dac_sdo
                            (input port clocked by VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.639ns (11.039%)  route 5.149ns (88.961%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    P23                                               0.000     0.000 r  dac_sdo (IN)
                         net (fo=0)                   0.000     0.000    dac_sdo
    P23                  IBUF (Prop_ibuf_I_O)         0.639     0.639 r  dac_sdo_IBUF_inst/O
                         net (fo=2, routed)           5.149     5.788    DAC0/AD_9783_SPI_inst/dac_sdo_IBUF
    SLICE_X1Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.870     4.240    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.000     4.240    
                         clock uncertainty            0.025     4.265    
    SLICE_X1Y76          FDPE (Hold_fdpe_C_D)         0.047     4.312    DAC0/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -4.312    
                         arrival time                           5.788    
  -------------------------------------------------------------------
                         slack                                  1.476    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  DAC0/AD_9783_SPI_inst/data_out_reg[14]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        8.907ns  (logic 0.322ns (3.615%)  route 8.585ns (96.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.101    99.151    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y76          LUT5 (Prop_lut5_I1_O)        0.053    99.204 r  DAC0/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           4.485   103.689    DAC0/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X1Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204   108.090    
                         clock uncertainty           -0.035   108.054    
    SLICE_X1Y78          FDRE (Setup_fdre_C_CE)      -0.244   107.810    DAC0/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                        107.810    
                         arrival time                        -103.689    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        8.725ns  (logic 0.322ns (3.690%)  route 8.403ns (96.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         3.926    98.976    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.053    99.029 r  DAC0/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           4.477   103.507    DAC0/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X0Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204   108.090    
                         clock uncertainty           -0.035   108.054    
    SLICE_X0Y78          FDRE (Setup_fdre_C_CE)      -0.244   107.810    DAC0/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                        107.810    
                         arrival time                        -103.507    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        8.645ns  (logic 0.322ns (3.725%)  route 8.323ns (96.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.884ns = ( 107.884 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         3.930    98.980    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y76          LUT5 (Prop_lut5_I1_O)        0.053    99.033 r  DAC0/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           4.393   103.426    DAC0/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X1Y77          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.586   107.884    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y77          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204   108.089    
                         clock uncertainty           -0.035   108.053    
    SLICE_X1Y77          FDRE (Setup_fdre_C_CE)      -0.244   107.809    DAC0/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                        107.809    
                         arrival time                        -103.426    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.197ns  (logic 0.322ns (5.196%)  route 5.875ns (94.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    4.569ns = ( 94.569 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.691    94.569    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.269    94.838 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          1.213    96.050    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.053    96.103 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.662   100.766    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204   108.090    
                         clock uncertainty           -0.035   108.054    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.244   107.810    DAC0/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                        107.810    
                         arrival time                        -100.766    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.197ns  (logic 0.322ns (5.196%)  route 5.875ns (94.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    4.569ns = ( 94.569 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.691    94.569    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.269    94.838 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          1.213    96.050    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.053    96.103 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.662   100.766    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204   108.090    
                         clock uncertainty           -0.035   108.054    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.244   107.810    DAC0/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                        107.810    
                         arrival time                        -100.766    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.197ns  (logic 0.322ns (5.196%)  route 5.875ns (94.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    4.569ns = ( 94.569 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.691    94.569    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.269    94.838 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          1.213    96.050    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.053    96.103 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.662   100.766    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204   108.090    
                         clock uncertainty           -0.035   108.054    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.244   107.810    DAC0/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                        107.810    
                         arrival time                        -100.766    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.197ns  (logic 0.322ns (5.196%)  route 5.875ns (94.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 107.885 - 100.000 ) 
    Source Clock Delay      (SCD):    4.569ns = ( 94.569 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.691    94.569    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.269    94.838 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          1.213    96.050    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.053    96.103 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.662   100.766    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.587   107.885    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y78          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204   108.090    
                         clock uncertainty           -0.035   108.054    
    SLICE_X3Y78          FDCE (Setup_fdce_C_CE)      -0.244   107.810    DAC0/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                        107.810    
                         arrival time                        -100.766    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.177ns  (logic 0.322ns (5.213%)  route 5.855ns (94.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.884ns = ( 107.884 - 100.000 ) 
    Source Clock Delay      (SCD):    4.569ns = ( 94.569 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.691    94.569    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.269    94.838 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          1.213    96.050    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.053    96.103 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.642   100.746    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.586   107.884    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204   108.089    
                         clock uncertainty           -0.035   108.053    
    SLICE_X3Y77          FDCE (Setup_fdce_C_CE)      -0.244   107.809    DAC0/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                        107.809    
                         arrival time                        -100.746    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.177ns  (logic 0.322ns (5.213%)  route 5.855ns (94.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.884ns = ( 107.884 - 100.000 ) 
    Source Clock Delay      (SCD):    4.569ns = ( 94.569 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.691    94.569    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.269    94.838 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          1.213    96.050    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.053    96.103 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.642   100.746    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.586   107.884    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204   108.089    
                         clock uncertainty           -0.035   108.053    
    SLICE_X3Y77          FDCE (Setup_fdce_C_CE)      -0.244   107.809    DAC0/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                        107.809    
                         arrival time                        -100.746    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.177ns  (logic 0.322ns (5.213%)  route 5.855ns (94.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.884ns = ( 107.884 - 100.000 ) 
    Source Clock Delay      (SCD):    4.569ns = ( 94.569 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.691    94.569    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.269    94.838 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          1.213    96.050    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.053    96.103 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.642   100.746    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.586   107.884    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204   108.089    
                         clock uncertainty           -0.035   108.053    
    SLICE_X3Y77          FDCE (Setup_fdce_C_CE)      -0.244   107.809    DAC0/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                        107.809    
                         arrival time                        -100.746    
  -------------------------------------------------------------------
                         slack                                  7.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.128ns (4.548%)  route 2.687ns (95.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.243ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          0.630     2.484    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y76          LUT5 (Prop_lut5_I1_O)        0.028     2.512 r  DAC0/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           2.056     4.568    DAC0/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X0Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.873     4.243    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y78          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     4.095    
    SLICE_X0Y78          FDRE (Hold_fdre_C_CE)        0.010     4.105    DAC0/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -4.105    
                         arrival time                           4.568    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.128ns (4.521%)  route 2.703ns (95.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          0.576     2.430    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.028     2.458 r  DAC0/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           2.127     4.584    DAC0/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X1Y77          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y77          FDRE                                         r  DAC0/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.094    
    SLICE_X1Y77          FDRE (Hold_fdre_C_CE)        0.010     4.104    DAC0/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.584    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.516%)  route 2.706ns (95.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          0.598     2.451    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.028     2.479 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.108     4.587    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     4.094    
    SLICE_X3Y77          FDCE (Hold_fdce_C_CE)        0.010     4.104    DAC0/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.516%)  route 2.706ns (95.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          0.598     2.451    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.028     2.479 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.108     4.587    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     4.094    
    SLICE_X3Y77          FDCE (Hold_fdce_C_CE)        0.010     4.104    DAC0/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.516%)  route 2.706ns (95.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          0.598     2.451    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.028     2.479 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.108     4.587    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     4.094    
    SLICE_X3Y77          FDCE (Hold_fdce_C_CE)        0.010     4.104    DAC0/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.516%)  route 2.706ns (95.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          0.598     2.451    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.028     2.479 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.108     4.587    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     4.094    
    SLICE_X3Y77          FDCE (Hold_fdce_C_CE)        0.010     4.104    DAC0/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.516%)  route 2.706ns (95.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          0.598     2.451    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.028     2.479 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.108     4.587    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     4.094    
    SLICE_X3Y77          FDCE (Hold_fdce_C_CE)        0.010     4.104    DAC0/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.516%)  route 2.706ns (95.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          0.598     2.451    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.028     2.479 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.108     4.587    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     4.094    
    SLICE_X3Y77          FDCE (Hold_fdce_C_CE)        0.010     4.104    DAC0/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.516%)  route 2.706ns (95.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          0.598     2.451    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.028     2.479 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.108     4.587    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     4.094    
    SLICE_X3Y77          FDCE (Hold_fdce_C_CE)        0.010     4.104    DAC0/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             DAC0/AD_9783_SPI_inst/data_out_reg[14]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.516%)  route 2.706ns (95.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          0.598     2.451    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.028     2.479 r  DAC0/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.108     4.587    DAC0/AD_9783_SPI_inst/counter_f
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y77          FDCE                                         r  DAC0/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     4.094    
    SLICE_X3Y77          FDCE (Hold_fdce_C_CE)        0.010     4.104    DAC0/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.774ns  (logic 0.956ns (10.896%)  route 7.818ns (89.104%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.709     4.587    relockSweep/clk_in
    SLICE_X2Y99          FDRE                                         r  relockSweep/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.308     4.895 r  relockSweep/signal_out_reg[5]/Q
                         net (fo=2, routed)           7.818    12.713    relockSweep/relock_out[5]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.053    12.766 r  relockSweep/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000    12.766    relockSweep/data_in[7]_i_4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.090 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.090    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.148 r  relockSweep/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.148    relockSweep/data_in_reg[11]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.361 r  relockSweep/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.361    DAC0/D[13]
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.405    13.369    DAC0/clkD
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.051    13.439    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -13.361    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 0.922ns (10.549%)  route 7.818ns (89.451%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.709     4.587    relockSweep/clk_in
    SLICE_X2Y99          FDRE                                         r  relockSweep/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.308     4.895 r  relockSweep/signal_out_reg[5]/Q
                         net (fo=2, routed)           7.818    12.713    relockSweep/relock_out[5]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.053    12.766 r  relockSweep/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000    12.766    relockSweep/data_in[7]_i_4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.090 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.090    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.148 r  relockSweep/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.148    relockSweep/data_in_reg[11]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.327 r  relockSweep/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.327    DAC0/D[15]
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.405    13.369    DAC0/clkD
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.051    13.439    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -13.327    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 0.898ns (10.303%)  route 7.818ns (89.697%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.709     4.587    relockSweep/clk_in
    SLICE_X2Y99          FDRE                                         r  relockSweep/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.308     4.895 r  relockSweep/signal_out_reg[5]/Q
                         net (fo=2, routed)           7.818    12.713    relockSweep/relock_out[5]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.053    12.766 r  relockSweep/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000    12.766    relockSweep/data_in[7]_i_4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.090 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.090    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.303 r  relockSweep/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.303    DAC0/D[9]
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.405    13.369    DAC0/clkD
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.051    13.439    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -13.303    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 0.882ns (10.138%)  route 7.818ns (89.862%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.709     4.587    relockSweep/clk_in
    SLICE_X2Y99          FDRE                                         r  relockSweep/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.308     4.895 r  relockSweep/signal_out_reg[5]/Q
                         net (fo=2, routed)           7.818    12.713    relockSweep/relock_out[5]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.053    12.766 r  relockSweep/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000    12.766    relockSweep/data_in[7]_i_4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.090 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.090    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.148 r  relockSweep/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.148    relockSweep/data_in_reg[11]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.287 r  relockSweep/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.287    DAC0/D[12]
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.405    13.369    DAC0/clkD
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.051    13.439    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.879ns (10.107%)  route 7.818ns (89.893%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.709     4.587    relockSweep/clk_in
    SLICE_X2Y99          FDRE                                         r  relockSweep/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.308     4.895 r  relockSweep/signal_out_reg[5]/Q
                         net (fo=2, routed)           7.818    12.713    relockSweep/relock_out[5]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.053    12.766 r  relockSweep/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000    12.766    relockSweep/data_in[7]_i_4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.090 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.090    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.148 r  relockSweep/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.148    relockSweep/data_in_reg[11]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    13.284 r  relockSweep/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.284    DAC0/D[14]
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.405    13.369    DAC0/clkD
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.051    13.439    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.864ns (9.951%)  route 7.818ns (90.049%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.709     4.587    relockSweep/clk_in
    SLICE_X2Y99          FDRE                                         r  relockSweep/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.308     4.895 r  relockSweep/signal_out_reg[5]/Q
                         net (fo=2, routed)           7.818    12.713    relockSweep/relock_out[5]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.053    12.766 r  relockSweep/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000    12.766    relockSweep/data_in[7]_i_4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.090 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.090    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.269 r  relockSweep/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.269    DAC0/D[11]
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.405    13.369    DAC0/clkD
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.051    13.439    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 0.824ns (9.535%)  route 7.818ns (90.465%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.709     4.587    relockSweep/clk_in
    SLICE_X2Y99          FDRE                                         r  relockSweep/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.308     4.895 r  relockSweep/signal_out_reg[5]/Q
                         net (fo=2, routed)           7.818    12.713    relockSweep/relock_out[5]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.053    12.766 r  relockSweep/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000    12.766    relockSweep/data_in[7]_i_4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.090 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.090    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.229 r  relockSweep/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.229    DAC0/D[8]
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.405    13.369    DAC0/clkD
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.051    13.439    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 0.821ns (9.503%)  route 7.818ns (90.497%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.709     4.587    relockSweep/clk_in
    SLICE_X2Y99          FDRE                                         r  relockSweep/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.308     4.895 r  relockSweep/signal_out_reg[5]/Q
                         net (fo=2, routed)           7.818    12.713    relockSweep/relock_out[5]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.053    12.766 r  relockSweep/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000    12.766    relockSweep/data_in[7]_i_4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.090 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.090    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    13.226 r  relockSweep/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.226    DAC0/D[10]
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.405    13.369    DAC0/clkD
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.051    13.439    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -13.226    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 0.972ns (11.260%)  route 7.660ns (88.740%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.709     4.587    relockSweep/clk_in
    SLICE_X2Y99          FDRE                                         r  relockSweep/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.282     4.869 r  relockSweep/signal_out_reg[1]/Q
                         net (fo=2, routed)           7.660    12.528    relockSweep/relock_out[1]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.153    12.681 r  relockSweep/data_in[3]_i_4/O
                         net (fo=1, routed)           0.000    12.681    relockSweep/data_in[3]_i_4_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.005 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.006    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.219 r  relockSweep/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.219    DAC0/D[5]
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.405    13.369    DAC0/clkD
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.051    13.439    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 0.938ns (10.909%)  route 7.660ns (89.091%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.709     4.587    relockSweep/clk_in
    SLICE_X2Y99          FDRE                                         r  relockSweep/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.282     4.869 r  relockSweep/signal_out_reg[1]/Q
                         net (fo=2, routed)           7.660    12.528    relockSweep/relock_out[1]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.153    12.681 r  relockSweep/data_in[3]_i_4/O
                         net (fo=1, routed)           0.000    12.681    relockSweep/data_in[3]_i_4_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.005 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.006    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.185 r  relockSweep/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.185    DAC0/D[7]
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.405    13.369    DAC0/clkD
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.051    13.439    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  0.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.397ns (7.573%)  route 4.845ns (92.427%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.134ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.538     4.211    PID/PI/clk_in
    SLICE_X8Y99          FDRE                                         r  PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.248     4.459 r  PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.845     9.305    relockSweep/signal_out_reg[15]_0[2]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.042     9.347 r  relockSweep/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     9.347    relockSweep/data_in[3]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     9.454 r  relockSweep/data_in_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.454    DAC0/D[2]
    SLICE_X1Y99          FDRE                                         r  DAC0/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.709     9.134    DAC0/clkD
    SLICE_X1Y99          FDRE                                         r  DAC0/data_in_reg[2]/C
                         clock pessimism             -0.204     8.929    
                         clock uncertainty            0.186     9.115    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.229     9.344    DAC0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.344    
                         arrival time                           9.454    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.451ns (8.581%)  route 4.805ns (91.419%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.938ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.344     4.017    PID/PI/clk_in
    SLICE_X8Y101         FDRE                                         r  PID/PI/signal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.226     4.243 r  PID/PI/signal_out_reg[9]/Q
                         net (fo=1, routed)           4.805     9.048    relockSweep/signal_out_reg[15]_0[9]
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     9.172 r  relockSweep/data_in[11]_i_4/O
                         net (fo=1, routed)           0.000     9.172    relockSweep/data_in[11]_i_4_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     9.273 r  relockSweep/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.273    DAC0/D[9]
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism             -0.204     8.733    
                         clock uncertainty            0.186     8.919    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.229     9.148    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.148    
                         arrival time                           9.273    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 0.452ns (8.533%)  route 4.845ns (91.467%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.134ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.538     4.211    PID/PI/clk_in
    SLICE_X8Y99          FDRE                                         r  PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.248     4.459 r  PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.845     9.305    relockSweep/signal_out_reg[15]_0[2]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.042     9.347 r  relockSweep/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     9.347    relockSweep/data_in[3]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.162     9.509 r  relockSweep/data_in_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.509    DAC0/D[3]
    SLICE_X1Y99          FDRE                                         r  DAC0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.709     9.134    DAC0/clkD
    SLICE_X1Y99          FDRE                                         r  DAC0/data_in_reg[3]/C
                         clock pessimism             -0.204     8.929    
                         clock uncertainty            0.186     9.115    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.229     9.344    DAC0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.344    
                         arrival time                           9.509    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.456ns (8.830%)  route 4.708ns (91.170%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.938ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.538     4.211    PID/PI/clk_in
    SLICE_X8Y99          FDRE                                         r  PID/PI/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.226     4.437 r  PID/PI/signal_out_reg[6]/Q
                         net (fo=1, routed)           4.708     9.145    relockSweep/signal_out_reg[15]_0[6]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.123     9.268 r  relockSweep/data_in[7]_i_3/O
                         net (fo=1, routed)           0.000     9.268    relockSweep/data_in[7]_i_3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     9.375 r  relockSweep/data_in_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.375    DAC0/D[6]
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism             -0.204     8.733    
                         clock uncertainty            0.186     8.919    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.229     9.148    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.148    
                         arrival time                           9.375    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.457ns (8.839%)  route 4.713ns (91.161%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.938ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.538     4.211    PID/PI/clk_in
    SLICE_X8Y99          FDRE                                         r  PID/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.226     4.437 r  PID/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           4.713     9.150    relockSweep/signal_out_reg[15]_0[7]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.124     9.274 r  relockSweep/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000     9.274    relockSweep/data_in[7]_i_2_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.107     9.381 r  relockSweep/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.381    DAC0/D[7]
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism             -0.204     8.733    
                         clock uncertainty            0.186     8.919    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.229     9.148    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.148    
                         arrival time                           9.381    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.452ns (8.742%)  route 4.719ns (91.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.938ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.538     4.211    PID/PI/clk_in
    SLICE_X8Y99          FDRE                                         r  PID/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.226     4.437 r  PID/PI/signal_out_reg[5]/Q
                         net (fo=1, routed)           4.719     9.156    relockSweep/signal_out_reg[15]_0[5]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.125     9.281 r  relockSweep/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000     9.281    relockSweep/data_in[7]_i_4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     9.382 r  relockSweep/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.382    DAC0/D[5]
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y100         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism             -0.204     8.733    
                         clock uncertainty            0.186     8.919    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.229     9.148    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.148    
                         arrival time                           9.382    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 0.401ns (7.496%)  route 4.949ns (92.504%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.938ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.405     4.078    relockSweep/clk_in
    SLICE_X3Y100         FDRE                                         r  relockSweep/signal_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.216     4.294 r  relockSweep/signal_out_reg[12]/Q
                         net (fo=2, routed)           4.949     9.243    relockSweep/relock_out[12]
    SLICE_X1Y102         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.185     9.428 r  relockSweep/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.428    DAC0/D[13]
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism             -0.204     8.733    
                         clock uncertainty            0.186     8.919    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.229     9.148    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -9.148    
                         arrival time                           9.428    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.612ns (11.298%)  route 4.805ns (88.702%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.938ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.344     4.017    PID/PI/clk_in
    SLICE_X8Y101         FDRE                                         r  PID/PI/signal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.226     4.243 r  PID/PI/signal_out_reg[9]/Q
                         net (fo=1, routed)           4.805     9.048    relockSweep/signal_out_reg[15]_0[9]
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     9.172 r  relockSweep/data_in[11]_i_4/O
                         net (fo=1, routed)           0.000     9.172    relockSweep/data_in[11]_i_4_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.262     9.434 r  relockSweep/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.434    DAC0/D[10]
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism             -0.204     8.733    
                         clock uncertainty            0.186     8.919    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.229     9.148    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.148    
                         arrival time                           9.434    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.370ns (6.879%)  route 5.009ns (93.121%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.938ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.405     4.078    relockSweep/clk_in
    SLICE_X3Y100         FDRE                                         r  relockSweep/signal_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.216     4.294 r  relockSweep/signal_out_reg[12]/Q
                         net (fo=2, routed)           5.009     9.303    relockSweep/relock_out[12]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.042     9.345 r  relockSweep/data_in[15]_i_5/O
                         net (fo=1, routed)           0.000     9.345    relockSweep/data_in[15]_i_5_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.112     9.457 r  relockSweep/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.457    DAC0/D[12]
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y102         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.204     8.733    
                         clock uncertainty            0.186     8.919    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.229     9.148    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.148    
                         arrival time                           9.457    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 0.638ns (11.722%)  route 4.805ns (88.278%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.938ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.344     4.017    PID/PI/clk_in
    SLICE_X8Y101         FDRE                                         r  PID/PI/signal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.226     4.243 r  PID/PI/signal_out_reg[9]/Q
                         net (fo=1, routed)           4.805     9.048    relockSweep/signal_out_reg[15]_0[9]
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.124     9.172 r  relockSweep/data_in[11]_i_4/O
                         net (fo=1, routed)           0.000     9.172    relockSweep/data_in[11]_i_4_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.288     9.460 r  relockSweep/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.460    DAC0/D[11]
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.513     8.938    DAC0/clkD
    SLICE_X1Y101         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism             -0.204     8.733    
                         clock uncertainty            0.186     8.919    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.229     9.148    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.148    
                         arrival time                           9.460    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
From Clock:  new_param_deser/deser_clk_origin/div_clk_reg_0
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        2.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            DAC0/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.471ns (11.638%)  route 3.576ns (88.362%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 13.351 - 5.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.391     6.685    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.246     6.931 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           1.927     8.858    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.225     9.083 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         1.649    10.732    DAC0/D[16]
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.387    13.351    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
                         clock pessimism              0.204    13.556    
                         clock uncertainty           -0.186    13.370    
    SLICE_X0Y167         FDRE (Setup_fdre_C_D)       -0.034    13.336    DAC0/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  2.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 new_param_deser/on_in_reg/C
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            DAC0/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.155ns (9.451%)  route 1.485ns (90.549%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.070ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.541     1.642    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.259     2.002    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.028 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         0.541     2.569    new_param_deser/clk100k
    SLICE_X55Y146        FDRE                                         r  new_param_deser/on_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.091     2.660 r  new_param_deser/on_in_reg/Q
                         net (fo=1, routed)           0.836     3.495    serial_trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.064     3.559 r  serial_trig_out_OBUF_BUFG_inst/O
                         net (fo=970, routed)         0.649     4.209    DAC0/D[16]
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.796     4.070    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
                         clock pessimism             -0.147     3.922    
                         clock uncertainty            0.186     4.108    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.040     4.148    DAC0/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         -4.148    
                         arrival time                           4.209    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  DCI0_out_p

Setup :            0  Failing Endpoints,  Worst Slack        2.082ns,  Total Violation        0.000ns
Hold  :           32  Failing Endpoints,  Worst Slack       -0.328ns,  Total Violation       -9.215ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 DAC0/pins[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_n[9]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (DCI0_out_p fall@2.500ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 2.086ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.226ns = ( 12.726 - 2.500 ) 
    Source Clock Delay      (SCD):    9.055ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.630     9.055    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y184        ODDR (Prop_oddr_C_Q)         0.415     9.470 r  DAC0/pins[9].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.470    DAC0/data_out_to_pins_9
    G15                  OBUFDS (Prop_obufds_I_OB)    1.671    11.141 r  DAC0/pins[9].OBUFDS_inst/OB
                         net (fo=0)                   0.000    11.141    D0_out_n[9]
    F15                                                               r  D0_out_n[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p fall edge)
                                                      2.500     2.500 f  
    AA3                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     3.335 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     5.060    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     5.173 f  BUFG_inst/O
                         net (fo=817, routed)         1.833     7.006    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.089 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     9.351    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     9.464 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.459    10.923    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.360    11.283 f  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000    11.283    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.442    12.726 f  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    12.726    DCI0_out_p
    H19                                                               f  DCI0_out_p (OUT)
                         clock pessimism              0.569    13.295    
                         clock uncertainty           -0.072    13.223    
                         output delay                -0.000    13.223    
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 DAC0/pins[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_p[9]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (DCI0_out_p fall@2.500ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 2.086ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.226ns = ( 12.726 - 2.500 ) 
    Source Clock Delay      (SCD):    9.055ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.630     9.055    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y184        ODDR (Prop_oddr_C_Q)         0.415     9.470 r  DAC0/pins[9].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.470    DAC0/data_out_to_pins_9
    G15                  OBUFDS (Prop_obufds_I_O)     1.671    11.141 r  DAC0/pins[9].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.141    D0_out_p[9]
    G15                                                               r  D0_out_p[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p fall edge)
                                                      2.500     2.500 f  
    AA3                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     3.335 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     5.060    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     5.173 f  BUFG_inst/O
                         net (fo=817, routed)         1.833     7.006    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.089 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     9.351    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     9.464 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.459    10.923    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.360    11.283 f  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000    11.283    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.442    12.726 f  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    12.726    DCI0_out_p
    H19                                                               f  DCI0_out_p (OUT)
                         clock pessimism              0.569    13.295    
                         clock uncertainty           -0.072    13.223    
                         output delay                -0.000    13.223    
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 DAC0/pins[14].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_n[14]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (DCI0_out_p fall@2.500ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 2.075ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.226ns = ( 12.726 - 2.500 ) 
    Source Clock Delay      (SCD):    9.058ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.633     9.058    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.415     9.473 r  DAC0/pins[14].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.473    DAC0/data_out_to_pins_14
    D15                  OBUFDS (Prop_obufds_I_OB)    1.660    11.133 r  DAC0/pins[14].OBUFDS_inst/OB
                         net (fo=0)                   0.000    11.133    D0_out_n[14]
    D16                                                               r  D0_out_n[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p fall edge)
                                                      2.500     2.500 f  
    AA3                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     3.335 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     5.060    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     5.173 f  BUFG_inst/O
                         net (fo=817, routed)         1.833     7.006    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.089 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     9.351    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     9.464 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.459    10.923    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.360    11.283 f  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000    11.283    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.442    12.726 f  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    12.726    DCI0_out_p
    H19                                                               f  DCI0_out_p (OUT)
                         clock pessimism              0.569    13.295    
                         clock uncertainty           -0.072    13.223    
                         output delay                -0.000    13.223    
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 DAC0/pins[14].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_p[14]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (DCI0_out_p fall@2.500ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 2.075ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.226ns = ( 12.726 - 2.500 ) 
    Source Clock Delay      (SCD):    9.058ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.633     9.058    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.415     9.473 r  DAC0/pins[14].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.473    DAC0/data_out_to_pins_14
    D15                  OBUFDS (Prop_obufds_I_O)     1.660    11.133 r  DAC0/pins[14].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.133    D0_out_p[14]
    D15                                                               r  D0_out_p[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p fall edge)
                                                      2.500     2.500 f  
    AA3                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     3.335 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     5.060    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     5.173 f  BUFG_inst/O
                         net (fo=817, routed)         1.833     7.006    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.089 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     9.351    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     9.464 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.459    10.923    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.360    11.283 f  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000    11.283    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.442    12.726 f  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    12.726    DCI0_out_p
    H19                                                               f  DCI0_out_p (OUT)
                         clock pessimism              0.569    13.295    
                         clock uncertainty           -0.072    13.223    
                         output delay                -0.000    13.223    
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 DAC0/pins[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_n[11]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (DCI0_out_p fall@2.500ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 2.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.226ns = ( 12.726 - 2.500 ) 
    Source Clock Delay      (SCD):    9.049ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.624     9.049    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        ODDR (Prop_oddr_C_Q)         0.415     9.464 r  DAC0/pins[11].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.464    DAC0/data_out_to_pins_11
    E15                  OBUFDS (Prop_obufds_I_OB)    1.668    11.131 r  DAC0/pins[11].OBUFDS_inst/OB
                         net (fo=0)                   0.000    11.131    D0_out_n[11]
    E16                                                               r  D0_out_n[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p fall edge)
                                                      2.500     2.500 f  
    AA3                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     3.335 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     5.060    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     5.173 f  BUFG_inst/O
                         net (fo=817, routed)         1.833     7.006    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.089 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     9.351    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     9.464 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.459    10.923    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.360    11.283 f  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000    11.283    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.442    12.726 f  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    12.726    DCI0_out_p
    H19                                                               f  DCI0_out_p (OUT)
                         clock pessimism              0.569    13.295    
                         clock uncertainty           -0.072    13.223    
                         output delay                -0.000    13.223    
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 DAC0/pins[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_p[11]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (DCI0_out_p fall@2.500ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 2.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.226ns = ( 12.726 - 2.500 ) 
    Source Clock Delay      (SCD):    9.049ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.624     9.049    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        ODDR (Prop_oddr_C_Q)         0.415     9.464 r  DAC0/pins[11].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.464    DAC0/data_out_to_pins_11
    E15                  OBUFDS (Prop_obufds_I_O)     1.668    11.131 r  DAC0/pins[11].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.131    D0_out_p[11]
    E15                                                               r  D0_out_p[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p fall edge)
                                                      2.500     2.500 f  
    AA3                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     3.335 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     5.060    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     5.173 f  BUFG_inst/O
                         net (fo=817, routed)         1.833     7.006    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.089 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     9.351    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     9.464 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.459    10.923    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.360    11.283 f  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000    11.283    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.442    12.726 f  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    12.726    DCI0_out_p
    H19                                                               f  DCI0_out_p (OUT)
                         clock pessimism              0.569    13.295    
                         clock uncertainty           -0.072    13.223    
                         output delay                -0.000    13.223    
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 DAC0/pins[15].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_n[15]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (DCI0_out_p fall@2.500ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 2.063ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.226ns = ( 12.726 - 2.500 ) 
    Source Clock Delay      (SCD):    9.058ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.633     9.058    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.415     9.473 r  DAC0/pins[15].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.473    DAC0/data_out_to_pins_15
    C17                  OBUFDS (Prop_obufds_I_OB)    1.648    11.121 r  DAC0/pins[15].OBUFDS_inst/OB
                         net (fo=0)                   0.000    11.121    D0_out_n[15]
    C18                                                               r  D0_out_n[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p fall edge)
                                                      2.500     2.500 f  
    AA3                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     3.335 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     5.060    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     5.173 f  BUFG_inst/O
                         net (fo=817, routed)         1.833     7.006    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.089 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     9.351    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     9.464 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.459    10.923    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.360    11.283 f  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000    11.283    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.442    12.726 f  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    12.726    DCI0_out_p
    H19                                                               f  DCI0_out_p (OUT)
                         clock pessimism              0.569    13.295    
                         clock uncertainty           -0.072    13.223    
                         output delay                -0.000    13.223    
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 DAC0/pins[15].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_p[15]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (DCI0_out_p fall@2.500ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 2.063ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.226ns = ( 12.726 - 2.500 ) 
    Source Clock Delay      (SCD):    9.058ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.633     9.058    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.415     9.473 r  DAC0/pins[15].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.473    DAC0/data_out_to_pins_15
    C17                  OBUFDS (Prop_obufds_I_O)     1.648    11.121 r  DAC0/pins[15].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.121    D0_out_p[15]
    C17                                                               r  D0_out_p[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p fall edge)
                                                      2.500     2.500 f  
    AA3                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     3.335 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     5.060    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     5.173 f  BUFG_inst/O
                         net (fo=817, routed)         1.833     7.006    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.089 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     9.351    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     9.464 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.459    10.923    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.360    11.283 f  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000    11.283    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.442    12.726 f  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    12.726    DCI0_out_p
    H19                                                               f  DCI0_out_p (OUT)
                         clock pessimism              0.569    13.295    
                         clock uncertainty           -0.072    13.223    
                         output delay                -0.000    13.223    
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 DAC0/pins[5].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_n[5]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (DCI0_out_p fall@2.500ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 2.072ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.226ns = ( 12.726 - 2.500 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.621     9.046    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y174        ODDR (Prop_oddr_C_Q)         0.415     9.461 r  DAC0/pins[5].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.461    DAC0/data_out_to_pins_5
    E18                  OBUFDS (Prop_obufds_I_OB)    1.657    11.118 r  DAC0/pins[5].OBUFDS_inst/OB
                         net (fo=0)                   0.000    11.118    D0_out_n[5]
    D18                                                               r  D0_out_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p fall edge)
                                                      2.500     2.500 f  
    AA3                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     3.335 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     5.060    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     5.173 f  BUFG_inst/O
                         net (fo=817, routed)         1.833     7.006    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.089 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     9.351    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     9.464 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.459    10.923    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.360    11.283 f  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000    11.283    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.442    12.726 f  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    12.726    DCI0_out_p
    H19                                                               f  DCI0_out_p (OUT)
                         clock pessimism              0.569    13.295    
                         clock uncertainty           -0.072    13.223    
                         output delay                -0.000    13.223    
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 DAC0/pins[5].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_p[5]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (DCI0_out_p fall@2.500ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 2.072ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.226ns = ( 12.726 - 2.500 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.621     9.046    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y174        ODDR (Prop_oddr_C_Q)         0.415     9.461 r  DAC0/pins[5].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.461    DAC0/data_out_to_pins_5
    E18                  OBUFDS (Prop_obufds_I_O)     1.657    11.118 r  DAC0/pins[5].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.118    D0_out_p[5]
    E18                                                               r  D0_out_p[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p fall edge)
                                                      2.500     2.500 f  
    AA3                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     3.335 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     5.060    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     5.173 f  BUFG_inst/O
                         net (fo=817, routed)         1.833     7.006    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.089 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     9.351    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     9.464 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.459    10.923    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.360    11.283 f  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000    11.283    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.442    12.726 f  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    12.726    DCI0_out_p
    H19                                                               f  DCI0_out_p (OUT)
                         clock pessimism              0.569    13.295    
                         clock uncertainty           -0.072    13.223    
                         output delay                -0.000    13.223    
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  2.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.328ns  (arrival time - required time)
  Source:                 DAC0/pins[0].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_n[0]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (DCI0_out_p rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 1.770ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    8.425ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     4.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     6.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     6.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.461     8.425    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.360     8.785 r  DAC0/pins[0].ODDR_inst/Q
                         net (fo=1, routed)           0.000     8.785    DAC0/data_out_to_pins_0
    K16                  OBUFDS (Prop_obufds_I_OB)    1.410    10.195 r  DAC0/pins[0].OBUFDS_inst/OB
                         net (fo=0)                   0.000    10.195    D0_out_n[0]
    K17                                                               r  D0_out_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p rise edge)
                                                      0.000     0.000 f  
    AA3                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 f  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.631     9.056    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.415     9.471 r  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.471    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.622    11.093 r  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.093    DCI0_out_p
    H19                                                               r  DCI0_out_p (OUT)
                         clock pessimism             -0.569    10.523    
                         output delay                -0.000    10.523    
  -------------------------------------------------------------------
                         required time                        -10.523    
                         arrival time                          10.195    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.328ns  (arrival time - required time)
  Source:                 DAC0/pins[0].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_p[0]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (DCI0_out_p rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 1.770ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    8.425ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     4.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     6.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     6.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.461     8.425    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.360     8.785 r  DAC0/pins[0].ODDR_inst/Q
                         net (fo=1, routed)           0.000     8.785    DAC0/data_out_to_pins_0
    K16                  OBUFDS (Prop_obufds_I_O)     1.410    10.195 r  DAC0/pins[0].OBUFDS_inst/O
                         net (fo=0)                   0.000    10.195    D0_out_p[0]
    K16                                                               r  D0_out_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p rise edge)
                                                      0.000     0.000 f  
    AA3                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 f  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.631     9.056    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.415     9.471 r  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.471    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.622    11.093 r  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.093    DCI0_out_p
    H19                                                               r  DCI0_out_p (OUT)
                         clock pessimism             -0.569    10.523    
                         output delay                -0.000    10.523    
  -------------------------------------------------------------------
                         required time                        -10.523    
                         arrival time                          10.195    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.323ns  (arrival time - required time)
  Source:                 DAC0/pins[2].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_n[2]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (DCI0_out_p rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 1.775ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    8.425ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     4.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     6.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     6.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.461     8.425    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y158        ODDR (Prop_oddr_C_Q)         0.360     8.785 r  DAC0/pins[2].ODDR_inst/Q
                         net (fo=1, routed)           0.000     8.785    DAC0/data_out_to_pins_2
    L19                  OBUFDS (Prop_obufds_I_OB)    1.415    10.200 r  DAC0/pins[2].OBUFDS_inst/OB
                         net (fo=0)                   0.000    10.200    D0_out_n[2]
    L20                                                               r  D0_out_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p rise edge)
                                                      0.000     0.000 f  
    AA3                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 f  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.631     9.056    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.415     9.471 r  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.471    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.622    11.093 r  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.093    DCI0_out_p
    H19                                                               r  DCI0_out_p (OUT)
                         clock pessimism             -0.569    10.523    
                         output delay                -0.000    10.523    
  -------------------------------------------------------------------
                         required time                        -10.523    
                         arrival time                          10.200    
  -------------------------------------------------------------------
                         slack                                 -0.323    

Slack (VIOLATED) :        -0.323ns  (arrival time - required time)
  Source:                 DAC0/pins[2].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_p[2]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (DCI0_out_p rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 1.775ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    8.425ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     4.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     6.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     6.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.461     8.425    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y158        ODDR (Prop_oddr_C_Q)         0.360     8.785 r  DAC0/pins[2].ODDR_inst/Q
                         net (fo=1, routed)           0.000     8.785    DAC0/data_out_to_pins_2
    L19                  OBUFDS (Prop_obufds_I_O)     1.415    10.200 r  DAC0/pins[2].OBUFDS_inst/O
                         net (fo=0)                   0.000    10.200    D0_out_p[2]
    L19                                                               r  D0_out_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p rise edge)
                                                      0.000     0.000 f  
    AA3                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 f  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.631     9.056    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.415     9.471 r  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.471    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.622    11.093 r  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.093    DCI0_out_p
    H19                                                               r  DCI0_out_p (OUT)
                         clock pessimism             -0.569    10.523    
                         output delay                -0.000    10.523    
  -------------------------------------------------------------------
                         required time                        -10.523    
                         arrival time                          10.200    
  -------------------------------------------------------------------
                         slack                                 -0.323    

Slack (VIOLATED) :        -0.317ns  (arrival time - required time)
  Source:                 DAC0/pins[3].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_n[3]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (DCI0_out_p rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 1.782ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    8.424ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     4.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     6.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     6.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.460     8.424    DAC0/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.360     8.784 r  DAC0/pins[3].ODDR_inst/Q
                         net (fo=1, routed)           0.000     8.784    DAC0/data_out_to_pins_3
    K20                  OBUFDS (Prop_obufds_I_OB)    1.422    10.206 r  DAC0/pins[3].OBUFDS_inst/OB
                         net (fo=0)                   0.000    10.206    D0_out_n[3]
    J20                                                               r  D0_out_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p rise edge)
                                                      0.000     0.000 f  
    AA3                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 f  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.631     9.056    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.415     9.471 r  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.471    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.622    11.093 r  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.093    DCI0_out_p
    H19                                                               r  DCI0_out_p (OUT)
                         clock pessimism             -0.569    10.523    
                         output delay                -0.000    10.523    
  -------------------------------------------------------------------
                         required time                        -10.523    
                         arrival time                          10.206    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.317ns  (arrival time - required time)
  Source:                 DAC0/pins[3].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_p[3]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (DCI0_out_p rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 1.782ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    8.424ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     4.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     6.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     6.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.460     8.424    DAC0/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.360     8.784 r  DAC0/pins[3].ODDR_inst/Q
                         net (fo=1, routed)           0.000     8.784    DAC0/data_out_to_pins_3
    K20                  OBUFDS (Prop_obufds_I_O)     1.422    10.206 r  DAC0/pins[3].OBUFDS_inst/O
                         net (fo=0)                   0.000    10.206    D0_out_p[3]
    K20                                                               r  D0_out_p[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p rise edge)
                                                      0.000     0.000 f  
    AA3                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 f  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.631     9.056    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.415     9.471 r  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.471    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.622    11.093 r  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.093    DCI0_out_p
    H19                                                               r  DCI0_out_p (OUT)
                         clock pessimism             -0.569    10.523    
                         output delay                -0.000    10.523    
  -------------------------------------------------------------------
                         required time                        -10.523    
                         arrival time                          10.206    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.309ns  (arrival time - required time)
  Source:                 DAC0/pins[4].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_n[4]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (DCI0_out_p rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 1.798ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    8.416ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     4.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     6.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     6.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.452     8.416    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y172        ODDR (Prop_oddr_C_Q)         0.360     8.776 r  DAC0/pins[4].ODDR_inst/Q
                         net (fo=1, routed)           0.000     8.776    DAC0/data_out_to_pins_4
    H17                  OBUFDS (Prop_obufds_I_OB)    1.438    10.214 r  DAC0/pins[4].OBUFDS_inst/OB
                         net (fo=0)                   0.000    10.214    D0_out_n[4]
    H18                                                               r  D0_out_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p rise edge)
                                                      0.000     0.000 f  
    AA3                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 f  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.631     9.056    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.415     9.471 r  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.471    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.622    11.093 r  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.093    DCI0_out_p
    H19                                                               r  DCI0_out_p (OUT)
                         clock pessimism             -0.569    10.523    
                         output delay                -0.000    10.523    
  -------------------------------------------------------------------
                         required time                        -10.523    
                         arrival time                          10.214    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.309ns  (arrival time - required time)
  Source:                 DAC0/pins[4].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_p[4]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (DCI0_out_p rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 1.798ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    8.416ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     4.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     6.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     6.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.452     8.416    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y172        ODDR (Prop_oddr_C_Q)         0.360     8.776 r  DAC0/pins[4].ODDR_inst/Q
                         net (fo=1, routed)           0.000     8.776    DAC0/data_out_to_pins_4
    H17                  OBUFDS (Prop_obufds_I_O)     1.438    10.214 r  DAC0/pins[4].OBUFDS_inst/O
                         net (fo=0)                   0.000    10.214    D0_out_p[4]
    H17                                                               r  D0_out_p[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p rise edge)
                                                      0.000     0.000 f  
    AA3                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 f  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.631     9.056    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.415     9.471 r  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.471    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.622    11.093 r  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.093    DCI0_out_p
    H19                                                               r  DCI0_out_p (OUT)
                         clock pessimism             -0.569    10.523    
                         output delay                -0.000    10.523    
  -------------------------------------------------------------------
                         required time                        -10.523    
                         arrival time                          10.214    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.300ns  (arrival time - required time)
  Source:                 DAC0/pins[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_n[10]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (DCI0_out_p rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 1.807ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    8.416ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     4.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     6.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     6.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.452     8.416    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y178        ODDR (Prop_oddr_C_Q)         0.360     8.776 r  DAC0/pins[10].ODDR_inst/Q
                         net (fo=1, routed)           0.000     8.776    DAC0/data_out_to_pins_10
    G17                  OBUFDS (Prop_obufds_I_OB)    1.447    10.223 r  DAC0/pins[10].OBUFDS_inst/OB
                         net (fo=0)                   0.000    10.223    D0_out_n[10]
    F18                                                               r  D0_out_n[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p rise edge)
                                                      0.000     0.000 f  
    AA3                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 f  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.631     9.056    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.415     9.471 r  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.471    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.622    11.093 r  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.093    DCI0_out_p
    H19                                                               r  DCI0_out_p (OUT)
                         clock pessimism             -0.569    10.523    
                         output delay                -0.000    10.523    
  -------------------------------------------------------------------
                         required time                        -10.523    
                         arrival time                          10.223    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.300ns  (arrival time - required time)
  Source:                 DAC0/pins[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            D0_out_p[10]
                            (output port clocked by DCI0_out_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCI0_out_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (DCI0_out_p rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 1.807ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    8.416ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.833     4.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262     6.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     6.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.452     8.416    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y178        ODDR (Prop_oddr_C_Q)         0.360     8.776 r  DAC0/pins[10].ODDR_inst/Q
                         net (fo=1, routed)           0.000     8.776    DAC0/data_out_to_pins_10
    G17                  OBUFDS (Prop_obufds_I_O)     1.447    10.223 r  DAC0/pins[10].OBUFDS_inst/O
                         net (fo=0)                   0.000    10.223    D0_out_p[10]
    G17                                                               r  D0_out_p[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock DCI0_out_p rise edge)
                                                      0.000     0.000 f  
    AA3                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 f  BUFG_inst/O
                         net (fo=817, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 f  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 f  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.631     9.056    DAC0/clkD
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.415     9.471 r  DAC0/pins[16].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.471    DAC0/data_out_to_pins_16
    H19                  OBUFDS (Prop_obufds_I_O)     1.622    11.093 r  DAC0/pins[16].OBUFDS_inst/O
                         net (fo=0)                   0.000    11.093    DCI0_out_p
    H19                                                               r  DCI0_out_p (OUT)
                         clock pessimism             -0.569    10.523    
                         output delay                -0.000    10.523    
  -------------------------------------------------------------------
                         required time                        -10.523    
                         arrival time                          10.223    
  -------------------------------------------------------------------
                         slack                                 -0.300    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            2  Failing Endpoints,  Worst Slack       -0.092ns,  Total Violation       -0.180ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.124ns (6.737%)  route 1.717ns (93.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 4.245 - 1.250 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.957     2.206    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.124     2.330 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.717     4.046    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.393    
                         clock uncertainty           -0.194     4.199    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.954    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.954    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.124ns (6.747%)  route 1.714ns (93.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 4.247 - 1.250 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.957     2.206    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.124     2.330 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.714     4.043    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.395    
                         clock uncertainty           -0.194     4.201    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.956    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.124ns (7.152%)  route 1.610ns (92.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 4.240 - 1.250 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.957     2.206    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.124     2.330 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.610     3.939    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.658     4.240    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.388    
                         clock uncertainty           -0.194     4.194    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.949    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.949    
                         arrival time                          -3.939    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.124ns (7.844%)  route 1.457ns (92.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 4.301 - 1.250 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.957     2.206    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.124     2.330 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.457     3.786    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.301    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.449    
                         clock uncertainty           -0.194     4.255    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.010    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.124ns (8.281%)  route 1.373ns (91.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 4.298 - 1.250 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.957     2.206    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.124     2.330 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.373     3.703    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.446    
                         clock uncertainty           -0.194     4.252    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.007    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.159ns (11.191%)  route 1.262ns (88.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 4.246 - 1.250 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.957     2.206    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.124     2.330 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.262     3.591    ADC1/rst_in
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.035     3.626 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     3.626    ADC1/BS_state_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.394    
                         clock uncertainty           -0.194     4.200    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.031     4.231    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.231    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.159ns (11.868%)  route 1.181ns (88.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 4.246 - 1.250 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.957     2.206    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.124     2.330 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.181     3.510    ADC1/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.035     3.545 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     3.545    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.394    
                         clock uncertainty           -0.194     4.200    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.031     4.231    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.231    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.159ns (14.460%)  route 0.941ns (85.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 4.246 - 1.250 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.957     2.206    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.124     2.330 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.941     3.270    ADC1/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.035     3.305 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.305    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.394    
                         clock uncertainty           -0.194     4.200    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.032     4.232    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.232    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.160ns (14.538%)  route 0.941ns (85.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 4.246 - 1.250 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.957     2.206    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.124     2.330 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.941     3.270    ADC1/rst_in
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.036     3.306 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.306    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.664     4.246    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.394    
                         clock uncertainty           -0.194     4.200    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.049     4.249    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.249    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  0.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.659ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.838ns  (logic 0.300ns (35.808%)  route 0.538ns (64.192%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 9.242 - 1.250 ) 
    Source Clock Delay      (SCD):    4.268ns = ( 14.268 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.595    14.268    ADC1/clk_in
    SLICE_X1Y62          FDRE                                         r  ADC1/FR_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.216    14.484 r  ADC1/FR_out_reg[3]/Q
                         net (fo=1, routed)           0.248    14.733    ADC1/FR_out_reg_n_0_[3]
    SLICE_X0Y62          LUT4 (Prop_lut4_I1_O)        0.042    14.775 r  ADC1/BS_state_i_3/O
                         net (fo=1, routed)           0.289    15.064    ADC1/BS_state_i_3_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.042    15.106 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    15.106    ADC1/BS_state_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204     9.037    
                         clock uncertainty            0.194     9.231    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.216     9.447    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -9.447    
                         arrival time                          15.106    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             6.752ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.734ns  (logic 0.258ns (14.883%)  route 1.476ns (85.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 9.242 - 1.250 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 14.465 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.792    14.465    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.216    14.681 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.476    16.157    ADC1/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.042    16.199 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    16.199    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.204     9.037    
                         clock uncertainty            0.194     9.231    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.216     9.447    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.447    
                         arrival time                          16.199    
  -------------------------------------------------------------------
                         slack                                  6.752    

Slack (MET) :             6.754ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.745ns  (logic 0.269ns (15.419%)  route 1.476ns (84.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 9.242 - 1.250 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 14.465 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.792    14.465    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.216    14.681 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.476    16.157    ADC1/rst_in
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.053    16.210 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    16.210    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.204     9.037    
                         clock uncertainty            0.194     9.231    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.225     9.456    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.456    
                         arrival time                          16.210    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             7.087ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.068ns  (logic 0.258ns (12.478%)  route 1.810ns (87.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 9.242 - 1.250 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 14.465 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.792    14.465    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.216    14.681 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.810    16.491    ADC1/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.042    16.533 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    16.533    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    SLICE_X0Y59          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.204     9.037    
                         clock uncertainty            0.194     9.231    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.215     9.446    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -9.446    
                         arrival time                          16.533    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.447ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.231ns  (logic 0.216ns (9.680%)  route 2.015ns (90.320%))
  Logic Levels:           0  
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.187ns = ( 9.437 - 1.250 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 14.465 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.792    14.465    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.216    14.681 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         2.015    16.697    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.232    
                         clock uncertainty            0.194     9.426    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.250    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.250    
                         arrival time                          16.697    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.565ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.354ns  (logic 0.216ns (9.177%)  route 2.138ns (90.823%))
  Logic Levels:           0  
  Clock Path Skew:        3.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.191ns = ( 9.441 - 1.250 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 14.465 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.792    14.465    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.216    14.681 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         2.138    16.819    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.236    
                         clock uncertainty            0.194     9.430    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.254    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.254    
                         arrival time                          16.819    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             8.117ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.697ns  (logic 0.216ns (8.010%)  route 2.481ns (91.990%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.982ns = ( 9.232 - 1.250 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 14.465 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.792    14.465    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.216    14.681 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         2.481    17.162    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.027    
                         clock uncertainty            0.194     9.221    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.045    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.045    
                         arrival time                          17.162    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             8.243ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.830ns  (logic 0.216ns (7.633%)  route 2.614ns (92.367%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.989ns = ( 9.239 - 1.250 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 14.465 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.792    14.465    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.216    14.681 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         2.614    17.295    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.034    
                         clock uncertainty            0.194     9.228    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.052    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.052    
                         arrival time                          17.295    
  -------------------------------------------------------------------
                         slack                                  8.243    

Slack (MET) :             8.283ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.873ns  (logic 0.216ns (7.518%)  route 2.657ns (92.482%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 9.242 - 1.250 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 14.465 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.792    14.465    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.216    14.681 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         2.657    17.338    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.037    
                         clock uncertainty            0.194     9.231    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.055    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.055    
                         arrival time                          17.338    
  -------------------------------------------------------------------
                         slack                                  8.283    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_int
  To Clock:  clk_int

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -7.822ns,  Total Violation      -38.482ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 D11_p[0]
                            (input port clocked by VIRTUAL_clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_int rise@1.250ns - VIRTUAL_clk_int rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.480ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.250ns
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 4.264 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_int rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.250     1.250    
    M24                                               0.000     1.250 r  D11_p[0] (IN)
                         net (fo=0)                   0.000     1.250    ADC1/D11_p[0]
    M24                  IBUFDS (Prop_ibufds_I_O)     0.480     1.730 r  ADC1/pins[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     1.730    ADC1/data_in_from_pins_2
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk/O
                         net (fo=10, routed)          0.682     4.264    ADC1/clk
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLK
                         clock pessimism              0.000     4.264    
                         clock uncertainty           -0.168     4.096    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.018     4.114    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.114    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 FR1_p
                            (input port clocked by VIRTUAL_clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_int rise@1.250ns - VIRTUAL_clk_int rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.474ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.250ns
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 4.266 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_int rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.250     1.250    
    R25                                               0.000     1.250 r  FR1_p (IN)
                         net (fo=0)                   0.000     1.250    ADC1/FR1_p
    R25                  IBUFDS (Prop_ibufds_I_O)     0.474     1.724 r  ADC1/pins[4].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     1.724    ADC1/data_in_from_pins_4
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk/O
                         net (fo=10, routed)          0.684     4.266    ADC1/clk
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLK
                         clock pessimism              0.000     4.266    
                         clock uncertainty           -0.168     4.098    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.018     4.116    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.724    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 D11_p[1]
                            (input port clocked by VIRTUAL_clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_int rise@1.250ns - VIRTUAL_clk_int rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.466ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.250ns
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 4.260 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_int rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.250     1.250    
    T24                                               0.000     1.250 r  D11_p[1] (IN)
                         net (fo=0)                   0.000     1.250    ADC1/D11_p[1]
    T24                  IBUFDS (Prop_ibufds_I_O)     0.466     1.716 r  ADC1/pins[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     1.716    ADC1/data_in_from_pins_3
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk/O
                         net (fo=10, routed)          0.678     4.260    ADC1/clk
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLK
                         clock pessimism              0.000     4.260    
                         clock uncertainty           -0.168     4.092    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.018     4.110    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 D10_p[1]
                            (input port clocked by VIRTUAL_clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_int rise@1.250ns - VIRTUAL_clk_int rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.492ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.250ns
  Clock Path Skew:        3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 4.319 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_int rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.250     1.250    
    AE23                                              0.000     1.250 r  D10_p[1] (IN)
                         net (fo=0)                   0.000     1.250    ADC1/D10_p[1]
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.492     1.742 r  ADC1/pins[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     1.742    ADC1/data_in_from_pins_1
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk/O
                         net (fo=10, routed)          0.737     4.319    ADC1/clk
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLK
                         clock pessimism              0.000     4.319    
                         clock uncertainty           -0.168     4.151    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.018     4.169    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.169    
                         arrival time                          -1.742    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 D10_p[0]
                            (input port clocked by VIRTUAL_clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_int rise@1.250ns - VIRTUAL_clk_int rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.470ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.250ns
  Clock Path Skew:        3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 4.318 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_int rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.250     1.250    
    AD21                                              0.000     1.250 r  D10_p[0] (IN)
                         net (fo=0)                   0.000     1.250    ADC1/D10_p[0]
    AD21                 IBUFDS (Prop_ibufds_I_O)     0.470     1.720 r  ADC1/pins[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     1.720    ADC1/data_in_from_pins_0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=817, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk/O
                         net (fo=10, routed)          0.736     4.318    ADC1/clk
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLK
                         clock pessimism              0.000     4.318    
                         clock uncertainty           -0.168     4.150    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLK_D)
                                                      0.018     4.168    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.168    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                  2.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.822ns  (arrival time - required time)
  Source:                 D10_p[0]
                            (input port clocked by VIRTUAL_clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - VIRTUAL_clk_int rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.000ns
  Clock Path Skew:        8.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_int rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    AD21                                              0.000     0.000 r  D10_p[0] (IN)
                         net (fo=0)                   0.000     0.000    ADC1/D10_p[0]
    AD21                 IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  ADC1/pins[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.805    ADC1/data_in_from_pins_0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     4.451    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.539 r  ADC1/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.627     6.166    ADC1/clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.286 r  ADC1/BUFG_clk/O
                         net (fo=10, routed)          2.030     8.316    ADC1/clk
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLK
                         clock pessimism              0.000     8.316    
                         clock uncertainty            0.168     8.484    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.144     8.628    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -8.628    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                 -7.822    

Slack (VIOLATED) :        -7.802ns  (arrival time - required time)
  Source:                 D10_p[1]
                            (input port clocked by VIRTUAL_clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - VIRTUAL_clk_int rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.827ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.000ns
  Clock Path Skew:        8.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_int rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    AE23                                              0.000     0.000 r  D10_p[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1/D10_p[1]
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.827     0.827 r  ADC1/pins[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.827    ADC1/data_in_from_pins_1
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     4.451    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.539 r  ADC1/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.627     6.166    ADC1/clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.286 r  ADC1/BUFG_clk/O
                         net (fo=10, routed)          2.031     8.317    ADC1/clk
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLK
                         clock pessimism              0.000     8.317    
                         clock uncertainty            0.168     8.485    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.144     8.629    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -8.629    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                 -7.802    

Slack (VIOLATED) :        -7.623ns  (arrival time - required time)
  Source:                 FR1_p
                            (input port clocked by VIRTUAL_clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - VIRTUAL_clk_int rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.809ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.000ns
  Clock Path Skew:        8.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_int rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    R25                                               0.000     0.000 r  FR1_p (IN)
                         net (fo=0)                   0.000     0.000    ADC1/FR1_p
    R25                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  ADC1/pins[4].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.809    ADC1/data_in_from_pins_4
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     4.451    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.539 r  ADC1/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.627     6.166    ADC1/clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.286 r  ADC1/BUFG_clk/O
                         net (fo=10, routed)          1.834     8.120    ADC1/clk
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLK
                         clock pessimism              0.000     8.120    
                         clock uncertainty            0.168     8.288    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.144     8.432    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -8.432    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                 -7.623    

Slack (VIOLATED) :        -7.621ns  (arrival time - required time)
  Source:                 D11_p[1]
                            (input port clocked by VIRTUAL_clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - VIRTUAL_clk_int rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.801ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.000ns
  Clock Path Skew:        8.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_int rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    T24                                               0.000     0.000 r  D11_p[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1/D11_p[1]
    T24                  IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  ADC1/pins[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.801    ADC1/data_in_from_pins_3
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     4.451    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.539 r  ADC1/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.627     6.166    ADC1/clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.286 r  ADC1/BUFG_clk/O
                         net (fo=10, routed)          1.825     8.111    ADC1/clk
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLK
                         clock pessimism              0.000     8.111    
                         clock uncertainty            0.168     8.279    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.144     8.423    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -8.423    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                 -7.621    

Slack (VIOLATED) :        -7.613ns  (arrival time - required time)
  Source:                 D11_p[0]
                            (input port clocked by VIRTUAL_clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by clk_int  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - VIRTUAL_clk_int rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.815ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.000ns
  Clock Path Skew:        8.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_int rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    M24                                               0.000     0.000 r  D11_p[0] (IN)
                         net (fo=0)                   0.000     0.000    ADC1/D11_p[0]
    M24                  IBUFDS (Prop_ibufds_I_O)     0.815     0.815 r  ADC1/pins[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.815    ADC1/data_in_from_pins_2
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.573     4.451    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.539 r  ADC1/MMCME2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.627     6.166    ADC1/clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.286 r  ADC1/BUFG_clk/O
                         net (fo=10, routed)          1.831     8.117    ADC1/clk
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLK
                         clock pessimism              0.000     8.117    
                         clock uncertainty            0.168     8.285    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.144     8.429    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -8.429    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                 -7.613    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_new_param_deser/deser_clk_origin/div_clk_reg_0
  To Clock:  new_param_deser/deser_clk_origin/div_clk_reg_0

Setup :            0  Failing Endpoints,  Worst Slack     8996.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8996.495ns  (required time - arrival time)
  Source:                 serial_in
                            (input port clocked by VIRTUAL_new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[0].shift_reg_ff/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@10000.000ns - VIRTUAL_new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        10.081ns  (logic 1.376ns (13.650%)  route 8.705ns (86.351%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1000.000ns
  Clock Path Skew:        6.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 10006.635 - 10000.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay               1000.000  1000.000    
    V21                                               0.000  1000.000 r  serial_in (IN)
                         net (fo=0)                   0.000  1000.000    serial_in
    V21                  IBUF (Prop_ibuf_I_O)         1.376  1001.376 r  serial_in_IBUF_inst/O
                         net (fo=1, routed)           8.705  1010.081    new_param_deser/in
    SLICE_X0Y39          FDRE                                         r  new_param_deser/deser[0].shift_reg_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                  10000.000 10000.000 r  
    AA3                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835 10000.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725 10002.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113 10002.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.278 10003.951    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.216 10004.167 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.563 10004.730    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113 10004.844 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.791 10006.635    new_param_deser/clk100k
    SLICE_X0Y39          FDRE                                         r  new_param_deser/deser[0].shift_reg_ff/C
                         clock pessimism              0.000 10006.635    
                         clock uncertainty           -0.025 10006.609    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.034 10006.575    new_param_deser/deser[0].shift_reg_ff
  -------------------------------------------------------------------
                         required time                      10006.576    
                         arrival time                       -1010.081    
  -------------------------------------------------------------------
                         slack                               8996.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 serial_in
                            (input port clocked by VIRTUAL_new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            new_param_deser/deser[0].shift_reg_ff/D
                            (rising edge-triggered cell FDRE clocked by new_param_deser/deser_clk_origin/div_clk_reg_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             new_param_deser/deser_clk_origin/div_clk_reg_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns - VIRTUAL_new_param_deser/deser_clk_origin/div_clk_reg_0 rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 1.255ns (14.523%)  route 7.389ns (85.477%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        7.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V21                                               0.000     0.000 r  serial_in (IN)
                         net (fo=0)                   0.000     0.000    serial_in
    V21                  IBUF (Prop_ibuf_I_O)         1.255     1.255 r  serial_in_IBUF_inst/O
                         net (fo=1, routed)           7.389     8.645    new_param_deser/in
    SLICE_X0Y39          FDRE                                         r  new_param_deser/deser[0].shift_reg_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock new_param_deser/deser_clk_origin/div_clk_reg_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.389     4.267    new_param_deser/deser_clk_origin/clk_in
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  new_param_deser/deser_clk_origin/div_clk_reg/Q
                         net (fo=2, routed)           0.638     5.174    new_param_deser_n_259
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     5.294 r  deser[0].shift_reg_ff_i_1/O
                         net (fo=458, routed)         1.902     7.196    new_param_deser/clk100k
    SLICE_X0Y39          FDRE                                         r  new_param_deser/deser[0].shift_reg_ff/C
                         clock pessimism              0.000     7.196    
                         clock uncertainty            0.025     7.221    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.161     7.382    new_param_deser/deser[0].shift_reg_ff
  -------------------------------------------------------------------
                         required time                         -7.382    
                         arrival time                           8.645    
  -------------------------------------------------------------------
                         slack                                  1.263    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  ADC1/LTC2195_SPI_inst/data_out_reg[4]_0

Setup :            0  Failing Endpoints,  Worst Slack        6.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.943ns  (logic 0.322ns (4.638%)  route 6.621ns (95.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 108.568 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.580    96.630    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.053    96.683 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           5.041   101.724    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X1Y33          FDPE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.786   108.568    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y33          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204   108.773    
                         clock uncertainty           -0.035   108.737    
    SLICE_X1Y33          FDPE (Recov_fdpe_C_PRE)     -0.217   108.520    ADC1/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        108.520    
                         arrival time                        -101.724    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.888ns  (logic 0.322ns (4.675%)  route 6.566ns (95.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.778    96.828    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.053    96.881 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           4.788   101.669    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y31          FDPE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y31          FDPE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204   108.770    
                         clock uncertainty           -0.035   108.734    
    SLICE_X5Y31          FDPE (Recov_fdpe_C_PRE)     -0.217   108.517    ADC1/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                        108.517    
                         arrival time                        -101.669    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.825ns  (logic 0.322ns (4.718%)  route 6.503ns (95.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 108.565 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.135    96.185    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.053    96.238 f  ADC1/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=11, routed)          5.369   101.607    ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X4Y31          FDCE                                         f  ADC1/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783   108.565    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204   108.770    
                         clock uncertainty           -0.035   108.734    
    SLICE_X4Y31          FDCE (Recov_fdce_C_CLR)     -0.255   108.479    ADC1/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                        108.479    
                         arrival time                        -101.607    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.736ns  (logic 0.322ns (4.780%)  route 6.414ns (95.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.570ns = ( 108.570 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.212    96.263    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.053    96.316 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           5.202   101.517    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X0Y36          FDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.788   108.570    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y36          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204   108.775    
                         clock uncertainty           -0.035   108.739    
    SLICE_X0Y36          FDCE (Recov_fdce_C_CLR)     -0.255   108.484    ADC1/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                        108.484    
                         arrival time                        -101.517    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.715ns  (logic 0.322ns (4.795%)  route 6.393ns (95.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 108.568 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.135    96.185    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.053    96.238 f  ADC1/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=11, routed)          5.259   101.497    ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y32          FDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.786   108.568    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204   108.773    
                         clock uncertainty           -0.035   108.737    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.255   108.482    ADC1/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                        108.482    
                         arrival time                        -101.497    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (recovery check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.715ns  (logic 0.322ns (4.795%)  route 6.393ns (95.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 108.568 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.135    96.185    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.053    96.238 f  ADC1/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=11, routed)          5.259   101.497    ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y32          FDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.786   108.568    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.204   108.773    
                         clock uncertainty           -0.035   108.737    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.255   108.482    ADC1/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                        108.482    
                         arrival time                        -101.497    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (recovery check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.715ns  (logic 0.322ns (4.795%)  route 6.393ns (95.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 108.568 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.135    96.185    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.053    96.238 f  ADC1/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=11, routed)          5.259   101.497    ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y32          FDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.786   108.568    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.204   108.773    
                         clock uncertainty           -0.035   108.737    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.255   108.482    ADC1/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                        108.482    
                         arrival time                        -101.497    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg_c_2/CLR
                            (recovery check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.715ns  (logic 0.322ns (4.795%)  route 6.393ns (95.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 108.568 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.135    96.185    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.053    96.238 f  ADC1/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=11, routed)          5.259   101.497    ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y32          FDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.786   108.568    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism              0.204   108.773    
                         clock uncertainty           -0.035   108.737    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.255   108.482    ADC1/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                        108.482    
                         arrival time                        -101.497    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.715ns  (logic 0.322ns (4.795%)  route 6.393ns (95.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 108.568 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.135    96.185    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.053    96.238 f  ADC1/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=11, routed)          5.259   101.497    ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y32          FDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.786   108.568    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204   108.773    
                         clock uncertainty           -0.035   108.737    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.192   108.545    ADC1/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                        108.545    
                         arrival time                        -101.497    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        6.715ns  (logic 0.322ns (4.795%)  route 6.393ns (95.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.568ns = ( 108.568 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         1.135    96.185    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.053    96.238 f  ADC1/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=11, routed)          5.259   101.497    ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y32          FDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.483   104.156    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.197   104.353 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.232   106.585    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.197   106.782 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.786   108.568    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y32          FDCE                                         r  ADC1/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204   108.773    
                         clock uncertainty           -0.035   108.737    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.192   108.545    ADC1/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                        108.545    
                         arrival time                        -101.497    
  -------------------------------------------------------------------
                         slack                                  7.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.128ns (4.738%)  route 2.573ns (95.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.713     1.814    ADC1/clk_in
    SLICE_X3Y35          FDRE                                         r  ADC1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.100     1.914 r  ADC1/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.213     2.127    ADC1/LTC2195_SPI_inst/spi_data[1]
    SLICE_X2Y35          LUT3 (Prop_lut3_I1_O)        0.028     2.155 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.360     4.516    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X2Y36          FDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.952     4.648    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y36          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     4.500    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.050     4.450    ADC1/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.450    
                         arrival time                           4.516    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ADC1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (removal check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.128ns (4.708%)  route 2.591ns (95.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.647ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.713     1.814    ADC1/clk_in
    SLICE_X3Y35          FDRE                                         r  ADC1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.100     1.914 r  ADC1/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.213     2.127    ADC1/LTC2195_SPI_inst/spi_data[1]
    SLICE_X2Y35          LUT3 (Prop_lut3_I1_O)        0.028     2.155 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.378     4.533    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X2Y34          FDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.951     4.647    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y34          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.147     4.499    
    SLICE_X2Y34          FDCE (Remov_fdce_C_CLR)     -0.050     4.449    ADC1/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -4.449    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ADC1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.128ns (4.737%)  route 2.574ns (95.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.713     1.814    ADC1/clk_in
    SLICE_X3Y35          FDRE                                         r  ADC1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.100     1.914 f  ADC1/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.204     2.118    ADC1/LTC2195_SPI_inst/spi_data[0]
    SLICE_X3Y35          LUT3 (Prop_lut3_I0_O)        0.028     2.146 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           2.370     4.516    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X3Y36          FDPE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.952     4.648    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y36          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     4.500    
    SLICE_X3Y36          FDPE (Remov_fdpe_C_PRE)     -0.072     4.428    ADC1/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.428    
                         arrival time                           4.516    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ADC1/spi_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (removal check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.128ns (4.633%)  route 2.635ns (95.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.713     1.814    ADC1/clk_in
    SLICE_X3Y35          FDRE                                         r  ADC1/spi_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.100     1.914 r  ADC1/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.287     2.201    ADC1/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.028     2.229 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           2.348     4.577    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y33          FDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.950     4.646    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y33          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     4.498    
    SLICE_X2Y33          FDCE (Remov_fdce_C_CLR)     -0.050     4.448    ADC1/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -4.448    
                         arrival time                           4.577    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (removal check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.128ns (4.635%)  route 2.633ns (95.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.647ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.323     2.236    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.028     2.264 f  ADC1/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=11, routed)          2.311     4.575    ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X1Y34          FDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.951     4.647    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y34          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     4.499    
    SLICE_X1Y34          FDCE (Remov_fdce_C_CLR)     -0.069     4.430    ADC1/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.430    
                         arrival time                           4.575    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.128ns (4.611%)  route 2.648ns (95.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.331     2.245    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X2Y35          LUT3 (Prop_lut3_I1_O)        0.028     2.273 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           2.317     4.589    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y36          FDPE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.952     4.648    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y36          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     4.500    
    SLICE_X1Y36          FDPE (Remov_fdpe_C_PRE)     -0.072     4.428    ADC1/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -4.428    
                         arrival time                           4.589    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ADC1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.128ns (4.604%)  route 2.652ns (95.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.713     1.814    ADC1/clk_in
    SLICE_X3Y35          FDRE                                         r  ADC1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.100     1.914 r  ADC1/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.191     2.105    ADC1/LTC2195_SPI_inst/spi_data[0]
    SLICE_X2Y35          LUT3 (Prop_lut3_I1_O)        0.028     2.133 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.462     4.595    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X0Y36          FDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.952     4.648    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y36          FDCE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     4.500    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.069     4.431    ADC1/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -4.431    
                         arrival time                           4.595    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.128ns (4.589%)  route 2.661ns (95.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.647ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.712     1.813    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.100     1.913 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.331     2.245    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X2Y35          LUT3 (Prop_lut3_I1_O)        0.028     2.273 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           2.330     4.602    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X0Y34          FDPE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.951     4.647    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y34          FDPE                                         r  ADC1/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     4.499    
    SLICE_X0Y34          FDPE (Remov_fdpe_C_PRE)     -0.072     4.427    ADC1/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -4.427    
                         arrival time                           4.602    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[3]/CLR
                            (removal check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.100ns (3.572%)  route 2.700ns (96.428%))
  Logic Levels:           0  
  Clock Path Skew:        2.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.644ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         2.700     4.618    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X1Y31          FDCE                                         f  ADC1/LTC2195_SPI_inst/counter_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.948     4.644    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     4.496    
    SLICE_X1Y31          FDCE (Remov_fdce_C_CLR)     -0.069     4.427    ADC1/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.427    
                         arrival time                           4.618    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/counter_f_reg[6]/CLR
                            (removal check against rising-edge clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.100ns (3.572%)  route 2.700ns (96.428%))
  Logic Levels:           0  
  Clock Path Skew:        2.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.644ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         2.700     4.618    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X1Y31          FDCE                                         f  ADC1/LTC2195_SPI_inst/counter_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC1/LTC2195_SPI_inst/data_out_reg[4]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.819     2.068    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.113     2.181 r  ADC1/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.438     3.619    ADC1_n_18
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077     3.696 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.948     4.644    ADC1/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y31          FDCE                                         r  ADC1/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     4.496    
    SLICE_X1Y31          FDCE (Remov_fdce_C_CLR)     -0.069     4.427    ADC1/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.427    
                         arrival time                           4.618    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  DAC0/AD_9783_SPI_inst/data_out_reg[14]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        9.540ns  (logic 0.322ns (3.375%)  route 9.218ns (96.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 107.883 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.218    99.269    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.053    99.322 f  DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           5.000   104.322    DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y76          FDCE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.585   107.883    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204   108.088    
                         clock uncertainty           -0.035   108.052    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.255   107.797    DAC0/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                        107.797    
                         arrival time                        -104.322    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        9.540ns  (logic 0.322ns (3.375%)  route 9.218ns (96.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 107.883 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.218    99.269    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.053    99.322 f  DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           5.000   104.322    DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y76          FDCE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.585   107.883    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204   108.088    
                         clock uncertainty           -0.035   108.052    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.255   107.797    DAC0/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                        107.797    
                         arrival time                        -104.322    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        9.540ns  (logic 0.322ns (3.375%)  route 9.218ns (96.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 107.883 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.218    99.269    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.053    99.322 f  DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           5.000   104.322    DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y76          FDCE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.585   107.883    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204   108.088    
                         clock uncertainty           -0.035   108.052    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.255   107.797    DAC0/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                        107.797    
                         arrival time                        -104.322    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        9.464ns  (logic 0.322ns (3.402%)  route 9.142ns (96.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 107.883 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.043    99.094    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y75          LUT3 (Prop_lut3_I2_O)        0.053    99.147 f  DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           5.099   104.246    DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y76          FDPE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.585   107.883    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.204   108.088    
                         clock uncertainty           -0.035   108.052    
    SLICE_X1Y76          FDPE (Recov_fdpe_C_PRE)     -0.217   107.835    DAC0/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                        107.835    
                         arrival time                        -104.246    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        9.464ns  (logic 0.322ns (3.402%)  route 9.142ns (96.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 107.883 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.043    99.094    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y75          LUT3 (Prop_lut3_I2_O)        0.053    99.147 f  DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           5.099   104.246    DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y76          FDPE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.585   107.883    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.204   108.088    
                         clock uncertainty           -0.035   108.052    
    SLICE_X1Y76          FDPE (Recov_fdpe_C_PRE)     -0.217   107.835    DAC0/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        107.835    
                         arrival time                        -104.246    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        9.464ns  (logic 0.322ns (3.402%)  route 9.142ns (96.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 107.883 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.043    99.094    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y75          LUT3 (Prop_lut3_I2_O)        0.053    99.147 f  DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           5.099   104.246    DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y76          FDPE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.585   107.883    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204   108.088    
                         clock uncertainty           -0.035   108.052    
    SLICE_X1Y76          FDPE (Recov_fdpe_C_PRE)     -0.217   107.835    DAC0/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                        107.835    
                         arrival time                        -104.246    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        9.464ns  (logic 0.322ns (3.402%)  route 9.142ns (96.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 107.883 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.043    99.094    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y75          LUT3 (Prop_lut3_I2_O)        0.053    99.147 f  DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           5.099   104.246    DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y76          FDPE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.585   107.883    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y76          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.204   108.088    
                         clock uncertainty           -0.035   108.052    
    SLICE_X1Y76          FDPE (Recov_fdpe_C_PRE)     -0.217   107.835    DAC0/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                        107.835    
                         arrival time                        -104.246    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        9.274ns  (logic 0.322ns (3.472%)  route 8.952ns (96.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.881ns = ( 107.881 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.175    99.226    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.053    99.279 f  DAC0/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           4.777   104.056    DAC0/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X0Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.583   107.881    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism              0.204   108.086    
                         clock uncertainty           -0.035   108.050    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.255   107.795    DAC0/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                        107.795    
                         arrival time                        -104.056    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        9.274ns  (logic 0.322ns (3.472%)  route 8.952ns (96.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.881ns = ( 107.881 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.175    99.226    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.053    99.279 f  DAC0/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           4.777   104.056    DAC0/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X0Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.583   107.881    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204   108.086    
                         clock uncertainty           -0.035   108.050    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.255   107.795    DAC0/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                        107.795    
                         arrival time                        -104.056    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg_c_5/CLR
                            (recovery check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@100.000ns - clk rise@90.000ns)
  Data Path Delay:        9.274ns  (logic 0.322ns (3.472%)  route 8.952ns (96.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.881ns = ( 107.881 - 100.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 94.782 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       90.000    90.000 r  
    AA3                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946    90.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812    92.757    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    92.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904    94.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269    95.050 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         4.175    99.226    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.053    99.279 f  DAC0/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           4.777   104.056    DAC0/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X0Y75          FDCE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg_c_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                    100.000   100.000 r  
    AA3                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835   100.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725   102.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113   102.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486   104.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.216   104.375 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.810   106.185    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   106.298 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.583   107.881    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y75          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism              0.204   108.086    
                         clock uncertainty           -0.035   108.050    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.255   107.795    DAC0/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                        107.795    
                         arrival time                        -104.056    
  -------------------------------------------------------------------
                         slack                                  3.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 DAC0/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.128ns (5.032%)  route 2.416ns (94.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X5Y73          FDRE                                         r  DAC0/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100     1.853 f  DAC0/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.254     2.108    DAC0/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.028     2.136 f  DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.161     4.297    DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X0Y74          FDPE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.869     4.239    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y74          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     4.091    
    SLICE_X0Y74          FDPE (Remov_fdpe_C_PRE)     -0.072     4.019    DAC0/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -4.019    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 DAC0/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.128ns (5.032%)  route 2.416ns (94.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X5Y73          FDRE                                         r  DAC0/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100     1.853 f  DAC0/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.254     2.108    DAC0/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.028     2.136 f  DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.161     4.297    DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X0Y74          FDPE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.869     4.239    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y74          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     4.091    
    SLICE_X0Y74          FDPE (Remov_fdpe_C_PRE)     -0.072     4.019    DAC0/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -4.019    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 DAC0/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.128ns (5.006%)  route 2.429ns (94.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X5Y73          FDRE                                         r  DAC0/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100     1.853 r  DAC0/spi_data_reg[8]/Q
                         net (fo=2, routed)           0.285     2.139    DAC0/AD_9783_SPI_inst/Q[1]
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.028     2.167 f  DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.144     4.310    DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X1Y72          FDCE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y72          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     4.094    
    SLICE_X1Y72          FDCE (Remov_fdce_C_CLR)     -0.069     4.025    DAC0/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.310    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 DAC0/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.128ns (4.946%)  route 2.460ns (95.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X5Y73          FDRE                                         r  DAC0/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100     1.853 f  DAC0/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.254     2.108    DAC0/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.028     2.136 f  DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.206     4.341    DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X2Y72          FDPE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y72          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     4.094    
    SLICE_X2Y72          FDPE (Remov_fdpe_C_PRE)     -0.052     4.042    DAC0/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -4.042    
                         arrival time                           4.341    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 DAC0/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.128ns (4.946%)  route 2.460ns (95.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X5Y73          FDRE                                         r  DAC0/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100     1.853 f  DAC0/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.254     2.108    DAC0/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.028     2.136 f  DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.206     4.341    DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X2Y72          FDPE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.872     4.242    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y72          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     4.094    
    SLICE_X2Y72          FDPE (Remov_fdpe_C_PRE)     -0.052     4.042    DAC0/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.042    
                         arrival time                           4.341    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 DAC0/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (removal check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.128ns (4.971%)  route 2.447ns (95.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X5Y73          FDRE                                         r  DAC0/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100     1.853 r  DAC0/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.251     2.105    DAC0/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y73          LUT3 (Prop_lut3_I1_O)        0.028     2.133 f  DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.196     4.328    DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y73          FDCE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.870     4.240    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y73          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.147     4.092    
    SLICE_X0Y73          FDCE (Remov_fdce_C_CLR)     -0.069     4.023    DAC0/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -4.023    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 DAC0/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.128ns (4.971%)  route 2.447ns (95.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X5Y73          FDRE                                         r  DAC0/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100     1.853 r  DAC0/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.251     2.105    DAC0/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y73          LUT3 (Prop_lut3_I1_O)        0.028     2.133 f  DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.196     4.328    DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y73          FDCE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.870     4.240    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y73          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     4.092    
    SLICE_X0Y73          FDCE (Remov_fdce_C_CLR)     -0.069     4.023    DAC0/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -4.023    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 DAC0/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.128ns (4.951%)  route 2.457ns (95.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.241ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X5Y73          FDRE                                         r  DAC0/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100     1.853 f  DAC0/spi_data_reg[8]/Q
                         net (fo=2, routed)           0.286     2.140    DAC0/AD_9783_SPI_inst/Q[1]
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.028     2.168 f  DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           2.171     4.338    DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y72          FDPE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.871     4.241    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y72          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     4.093    
    SLICE_X4Y72          FDPE (Remov_fdpe_C_PRE)     -0.072     4.021    DAC0/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -4.021    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 DAC0/spi_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.157ns (6.024%)  route 2.449ns (93.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.651     1.752    DAC0/clk_in
    SLICE_X5Y74          FDRE                                         r  DAC0/spi_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.091     1.843 f  DAC0/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.317     2.160    DAC0/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y74          LUT3 (Prop_lut3_I0_O)        0.066     2.226 f  DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           2.132     4.359    DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X1Y75          FDPE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.869     4.239    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y75          FDPE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.147     4.091    
    SLICE_X1Y75          FDPE (Remov_fdpe_C_PRE)     -0.072     4.019    DAC0/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -4.019    
                         arrival time                           4.359    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 DAC0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.128ns (4.882%)  route 2.494ns (95.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.652     1.753    DAC0/clk_in
    SLICE_X4Y73          FDCE                                         r  DAC0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.100     1.853 f  DAC0/spi_trigger_reg/Q
                         net (fo=15, routed)          0.333     2.187    DAC0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.028     2.215 f  DAC0/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           2.161     4.375    DAC0/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y76          FDCE                                         f  DAC0/AD_9783_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC0/AD_9783_SPI_inst/data_out_reg[14]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.823     2.072    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.124     2.196 r  DAC0/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.144     3.340    DAC0_n_36
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     3.370 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.870     4.240    DAC0/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y76          FDCE                                         r  DAC0/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.147     4.092    
    SLICE_X3Y76          FDCE (Remov_fdce_C_CLR)     -0.069     4.023    DAC0/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         -4.023    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  0.352    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.723ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 0.269ns (4.075%)  route 6.333ns (95.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904     4.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269     5.051 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         6.333    11.383    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X36Y93         FDCE                                         f  DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486    14.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X36Y93         FDCE                                         r  DAC0/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.216    14.376    
                         clock uncertainty           -0.035    14.340    
    SLICE_X36Y93         FDCE (Recov_fdce_C_CLR)     -0.255    14.085    DAC0/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.269ns (4.283%)  route 6.012ns (95.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904     4.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269     5.051 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         6.012    11.062    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X34Y90         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486    14.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X34Y90         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.216    14.376    
                         clock uncertainty           -0.035    14.340    
    SLICE_X34Y90         FDCE (Recov_fdce_C_CLR)     -0.255    14.085    DAC0/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.269ns (4.283%)  route 6.012ns (95.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904     4.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269     5.051 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         6.012    11.062    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X34Y90         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486    14.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X34Y90         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.216    14.376    
                         clock uncertainty           -0.035    14.340    
    SLICE_X34Y90         FDCE (Recov_fdce_C_CLR)     -0.255    14.085    DAC0/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.269ns (4.283%)  route 6.012ns (95.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904     4.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269     5.051 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         6.012    11.062    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X34Y90         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486    14.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X34Y90         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.216    14.376    
                         clock uncertainty           -0.035    14.340    
    SLICE_X34Y90         FDCE (Recov_fdce_C_CLR)     -0.255    14.085    DAC0/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.269ns (4.284%)  route 6.010ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904     4.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269     5.051 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         6.010    11.060    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X35Y90         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486    14.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X35Y90         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.216    14.376    
                         clock uncertainty           -0.035    14.340    
    SLICE_X35Y90         FDCE (Recov_fdce_C_CLR)     -0.255    14.085    DAC0/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.269ns (4.284%)  route 6.010ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904     4.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269     5.051 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         6.010    11.060    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X35Y90         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486    14.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X35Y90         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.216    14.376    
                         clock uncertainty           -0.035    14.340    
    SLICE_X35Y90         FDCE (Recov_fdce_C_CLR)     -0.255    14.085    DAC0/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.269ns (4.284%)  route 6.010ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904     4.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269     5.051 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         6.010    11.060    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X35Y90         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486    14.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X35Y90         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.216    14.376    
                         clock uncertainty           -0.035    14.340    
    SLICE_X35Y90         FDCE (Recov_fdce_C_CLR)     -0.255    14.085    DAC0/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.269ns (4.284%)  route 6.010ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904     4.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269     5.051 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         6.010    11.060    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X35Y90         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486    14.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X35Y90         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.216    14.376    
                         clock uncertainty           -0.035    14.340    
    SLICE_X35Y90         FDCE (Recov_fdce_C_CLR)     -0.255    14.085    DAC0/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.269ns (4.284%)  route 6.010ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904     4.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269     5.051 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         6.010    11.060    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X35Y90         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.486    14.159    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X35Y90         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.216    14.376    
                         clock uncertainty           -0.035    14.340    
    SLICE_X35Y90         FDCE (Recov_fdce_C_CLR)     -0.255    14.085    DAC0/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.269ns (4.428%)  route 5.806ns (95.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904     4.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269     5.051 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         5.806    10.857    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X32Y84         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=817, routed)         1.482    14.155    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y84         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.216    14.372    
                         clock uncertainty           -0.035    14.336    
    SLICE_X32Y84         FDCE (Recov_fdce_C_CLR)     -0.255    14.081    ADC1/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.081    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  3.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.706%)  route 0.580ns (85.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.580     2.498    ADC1/rst_in
    SLICE_X5Y35          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X5Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.355     1.844    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.775    ADC1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.706%)  route 0.580ns (85.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.580     2.498    ADC1/rst_in
    SLICE_X5Y35          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X5Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.355     1.844    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.775    ADC1/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.706%)  route 0.580ns (85.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.580     2.498    ADC1/rst_in
    SLICE_X5Y35          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X5Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.355     1.844    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.775    ADC1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.655%)  route 0.582ns (85.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.582     2.501    ADC1/rst_in
    SLICE_X4Y35          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.355     1.844    
    SLICE_X4Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.775    ADC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.655%)  route 0.582ns (85.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.582     2.501    ADC1/rst_in
    SLICE_X4Y35          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.355     1.844    
    SLICE_X4Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.775    ADC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.655%)  route 0.582ns (85.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.582     2.501    ADC1/rst_in
    SLICE_X4Y35          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.355     1.844    
    SLICE_X4Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.775    ADC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.655%)  route 0.582ns (85.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.582     2.501    ADC1/rst_in
    SLICE_X4Y35          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X4Y35          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.355     1.844    
    SLICE_X4Y35          FDCE (Remov_fdce_C_CLR)     -0.069     1.775    ADC1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.982%)  route 0.567ns (85.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.567     2.486    ADC1/rst_in
    SLICE_X3Y34          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.951     2.200    ADC1/clk_in
    SLICE_X3Y34          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.373     1.826    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.069     1.757    ADC1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.100ns (13.516%)  route 0.640ns (86.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.640     2.558    ADC1/rst_in
    SLICE_X4Y34          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.950     2.199    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.355     1.843    
    SLICE_X4Y34          FDCE (Remov_fdce_C_CLR)     -0.069     1.774    ADC1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.100ns (13.516%)  route 0.640ns (86.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         0.640     2.558    ADC1/rst_in
    SLICE_X4Y34          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.950     2.199    ADC1/clk_in
    SLICE_X4Y34          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.355     1.843    
    SLICE_X4Y34          FDCE (Remov_fdce_C_CLR)     -0.069     1.774    ADC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.784    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkPS_int

Setup :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (recovery check against falling-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 0.269ns (4.631%)  route 5.540ns (95.369%))
  Logic Levels:           0  
  Clock Path Skew:        3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.718ns = ( 12.718 - 5.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=817, routed)         1.904     4.782    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.269     5.051 f  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         5.540    10.590    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     7.673 f  BUFG_inst/O
                         net (fo=817, routed)         1.445     9.118    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 f  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.859 f  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    12.718    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/C
                         clock pessimism              0.204    12.923    
                         clock uncertainty           -0.194    12.729    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    12.465    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  1.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (removal check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.100ns (3.674%)  route 2.622ns (96.326%))
  Logic Levels:           0  
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=817, routed)         0.717     1.818    startup_reset/clk_in
    SLICE_X0Y46          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.100     1.918 r  startup_reset/rst_in_reg/Q
                         net (fo=571, routed)         2.622     4.540    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=817, routed)         0.803     2.052    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.757 r  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     3.738    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/C
                         clock pessimism             -0.147     3.590    
                         clock uncertainty            0.194     3.784    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     3.784    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.784    
                         arrival time                           4.540    
  -------------------------------------------------------------------
                         slack                                  0.756    





