<stg><name>set_tile</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="96" op_0_bw="64">
<![CDATA[
entry:8 %tile_3_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_3_0_loc"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="96" op_0_bw="64">
<![CDATA[
entry:9 %tile_2_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_2_0_loc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="96" op_0_bw="64">
<![CDATA[
entry:10 %tile_1_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_1_0_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="96" op_0_bw="64">
<![CDATA[
entry:11 %tile_0_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_0_0_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64">
<![CDATA[
entry:12 %seen_v_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="seen_v_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="64">
<![CDATA[
entry:13 %seen_v_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="seen_v_1_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64">
<![CDATA[
entry:14 %seen_v_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="seen_v_2_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="64">
<![CDATA[
entry:15 %seen_v_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="seen_v_3_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry:18 %call_ln0 = call void @set_tile_Pipeline_init_seen, i1 %seen_v_3_loc, i1 %seen_v_2_loc, i1 %seen_v_1_loc, i1 %seen_v_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry:18 %call_ln0 = call void @set_tile_Pipeline_init_seen, i1 %seen_v_3_loc, i1 %seen_v_2_loc, i1 %seen_v_1_loc, i1 %seen_v_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz

]]></Node>
<StgValue><ssdm name="nnz_read"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %pointer_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pointer

]]></Node>
<StgValue><ssdm name="pointer_read"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
entry:2 %p_read_5 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
entry:3 %p_read_6 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
entry:4 %p_read_7 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
entry:5 %p_read_8 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %a_val_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_val

]]></Node>
<StgValue><ssdm name="a_val_read"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %col_idx_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %col_idx

]]></Node>
<StgValue><ssdm name="col_idx_read"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:19 %seen_v_3_loc_load = load i1 %seen_v_3_loc

]]></Node>
<StgValue><ssdm name="seen_v_3_loc_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:20 %seen_v_2_loc_load = load i1 %seen_v_2_loc

]]></Node>
<StgValue><ssdm name="seen_v_2_loc_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:21 %seen_v_1_loc_load = load i1 %seen_v_1_loc

]]></Node>
<StgValue><ssdm name="seen_v_1_loc_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:22 %seen_v_loc_load = load i1 %seen_v_loc

]]></Node>
<StgValue><ssdm name="seen_v_loc_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96" op_3_bw="96" op_4_bw="96" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="32" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="32" op_18_bw="32" op_19_bw="96" op_20_bw="96" op_21_bw="96" op_22_bw="96">
<![CDATA[
entry:23 %call_ln0 = call void @set_tile_Pipeline_copy_tile_loop, i96 %p_read_8, i96 %p_read_7, i96 %p_read_6, i96 %p_read_5, i1 %seen_v_3_loc_load, i1 %seen_v_2_loc_load, i1 %seen_v_1_loc_load, i1 %seen_v_loc_load, i1 %tile_ref_0, i64 %a_val_read, i32 %gmem2, i64 %col_idx_read, i32 %gmem1, i1 %tile_ref_3, i1 %tile_ref_2, i1 %tile_ref_1, i32 %pointer_read, i32 %nnz_read, i96 %tile_0_0_loc, i96 %tile_1_0_loc, i96 %tile_2_0_loc, i96 %tile_3_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96" op_3_bw="96" op_4_bw="96" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="32" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="32" op_18_bw="32" op_19_bw="96" op_20_bw="96" op_21_bw="96" op_22_bw="96">
<![CDATA[
entry:23 %call_ln0 = call void @set_tile_Pipeline_copy_tile_loop, i96 %p_read_8, i96 %p_read_7, i96 %p_read_6, i96 %p_read_5, i1 %seen_v_3_loc_load, i1 %seen_v_2_loc_load, i1 %seen_v_1_loc_load, i1 %seen_v_loc_load, i1 %tile_ref_0, i64 %a_val_read, i32 %gmem2, i64 %col_idx_read, i32 %gmem1, i1 %tile_ref_3, i1 %tile_ref_2, i1 %tile_ref_1, i32 %pointer_read, i32 %nnz_read, i96 %tile_0_0_loc, i96 %tile_1_0_loc, i96 %tile_2_0_loc, i96 %tile_3_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_14, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
entry:24 %tile_0_0_loc_load = load i96 %tile_0_0_loc

]]></Node>
<StgValue><ssdm name="tile_0_0_loc_load"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
entry:25 %tile_1_0_loc_load = load i96 %tile_1_0_loc

]]></Node>
<StgValue><ssdm name="tile_1_0_loc_load"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
entry:26 %tile_2_0_loc_load = load i96 %tile_2_0_loc

]]></Node>
<StgValue><ssdm name="tile_2_0_loc_load"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
entry:27 %tile_3_0_loc_load = load i96 %tile_3_0_loc

]]></Node>
<StgValue><ssdm name="tile_3_0_loc_load"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="384" op_0_bw="384" op_1_bw="96">
<![CDATA[
entry:28 %mrv = insertvalue i384 <undef>, i96 %tile_0_0_loc_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="384" op_0_bw="384" op_1_bw="96">
<![CDATA[
entry:29 %mrv_1 = insertvalue i384 %mrv, i96 %tile_1_0_loc_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="384" op_0_bw="384" op_1_bw="96">
<![CDATA[
entry:30 %mrv_2 = insertvalue i384 %mrv_1, i96 %tile_2_0_loc_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="384" op_0_bw="384" op_1_bw="96">
<![CDATA[
entry:31 %mrv_3 = insertvalue i384 %mrv_2, i96 %tile_3_0_loc_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="384">
<![CDATA[
entry:32 %ret_ln77 = ret i384 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
