<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1142" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1142{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1142{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1142{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1142{left:69px;bottom:1079px;letter-spacing:0.15px;}
#t5_1142{left:150px;bottom:1079px;letter-spacing:0.25px;}
#t6_1142{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_1142{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t8_1142{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t9_1142{left:69px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#ta_1142{left:69px;bottom:987px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tb_1142{left:69px;bottom:970px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_1142{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#td_1142{left:69px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#te_1142{left:69px;bottom:912px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_1142{left:69px;bottom:895px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_1142{left:69px;bottom:878px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#th_1142{left:69px;bottom:854px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_1142{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tj_1142{left:69px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_1142{left:69px;bottom:796px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#tl_1142{left:69px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tm_1142{left:69px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_1142{left:69px;bottom:745px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#to_1142{left:69px;bottom:721px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#tp_1142{left:69px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_1142{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_1142{left:69px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#ts_1142{left:69px;bottom:646px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tt_1142{left:69px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tu_1142{left:69px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_1142{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_1142{left:69px;bottom:537px;letter-spacing:0.13px;}
#tx_1142{left:151px;bottom:537px;letter-spacing:0.17px;word-spacing:0.01px;}
#ty_1142{left:69px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_1142{left:69px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_1142{left:292px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t11_1142{left:69px;bottom:480px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t12_1142{left:69px;bottom:463px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_1142{left:69px;bottom:438px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_1142{left:69px;bottom:422px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t15_1142{left:69px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_1142{left:69px;bottom:388px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_1142{left:366px;bottom:133px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t18_1142{left:457px;bottom:133px;letter-spacing:0.15px;word-spacing:0.02px;}
#t19_1142{left:450px;bottom:317px;letter-spacing:0.1px;word-spacing:-0.15px;}
#t1a_1142{left:258px;bottom:327px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1b_1142{left:310px;bottom:166px;letter-spacing:0.16px;}
#t1c_1142{left:260px;bottom:236px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1d_1142{left:492px;bottom:345px;letter-spacing:0.16px;}
#t1e_1142{left:450px;bottom:245px;letter-spacing:0.1px;}

.s1_1142{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1142{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1142{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1142{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1142{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1142{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1142{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1142" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1142Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1142" style="-webkit-user-select: none;"><object width="935" height="1210" data="1142/1142.svg" type="image/svg+xml" id="pdf1142" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1142" class="t s1_1142">32-4 </span><span id="t2_1142" class="t s1_1142">Vol. 3C </span>
<span id="t3_1142" class="t s2_1142">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1142" class="t s3_1142">32.4 </span><span id="t5_1142" class="t s3_1142">SMRAM </span>
<span id="t6_1142" class="t s4_1142">Upon entering SMM, the processor switches to a new address space. Because paging is disabled upon entering </span>
<span id="t7_1142" class="t s4_1142">SMM, this initial address space maps all memory accesses to the low 4 GBytes of the processor's physical address </span>
<span id="t8_1142" class="t s4_1142">space. The SMI handler's critical code and data reside in a memory region referred to as system-management RAM </span>
<span id="t9_1142" class="t s4_1142">(SMRAM). The processor uses a pre-defined region within SMRAM to save the processor's pre-SMI context. SMRAM </span>
<span id="ta_1142" class="t s4_1142">can also be used to store system management information (such as the system configuration and specific informa- </span>
<span id="tb_1142" class="t s4_1142">tion about powered-down devices) and OEM-specific information. </span>
<span id="tc_1142" class="t s4_1142">The default SMRAM size is 64 KBytes beginning at a base physical address in physical memory called the SMBASE </span>
<span id="td_1142" class="t s4_1142">(see Figure 32-1). The SMBASE default value following a hardware reset is 30000H. The processor looks for the </span>
<span id="te_1142" class="t s4_1142">first instruction of the SMI handler at the address [SMBASE + 8000H]. It stores the processorâ€™s state in the area </span>
<span id="tf_1142" class="t s4_1142">from [SMBASE + FE00H] to [SMBASE + FFFFH]. See Section 32.4.1 for a description of the mapping of the state </span>
<span id="tg_1142" class="t s4_1142">save area. </span>
<span id="th_1142" class="t s4_1142">The system logic is minimally required to decode the physical address range for the SMRAM from [SMBASE + </span>
<span id="ti_1142" class="t s4_1142">8000H] to [SMBASE + FFFFH]. A larger area can be decoded if needed. The size of this SMRAM can be between 32 </span>
<span id="tj_1142" class="t s4_1142">KBytes and 4 GBytes. </span>
<span id="tk_1142" class="t s4_1142">The location of the SMRAM can be changed by changing the SMBASE value (see Section 32.11). It should be noted </span>
<span id="tl_1142" class="t s4_1142">that all processors in a multiple-processor system are initialized with the same SMBASE value (30000H). Initializa- </span>
<span id="tm_1142" class="t s4_1142">tion software must sequentially place each processor in SMM and change its SMBASE so that it does not overlap </span>
<span id="tn_1142" class="t s4_1142">those of other processors. </span>
<span id="to_1142" class="t s4_1142">The actual physical location of the SMRAM can be in system memory or in a separate RAM memory. The processor </span>
<span id="tp_1142" class="t s4_1142">generates an SMI acknowledge transaction (P6 family processors) or asserts the SMIACT# pin (Pentium and </span>
<span id="tq_1142" class="t s4_1142">Intel486 processors) when the processor receives an SMI (see Section 32.3.1). </span>
<span id="tr_1142" class="t s4_1142">System logic can use the SMI acknowledge transaction or the assertion of the SMIACT# pin to decode accesses to </span>
<span id="ts_1142" class="t s4_1142">the SMRAM and redirect them (if desired) to specific SMRAM memory. If a separate RAM memory is used for </span>
<span id="tt_1142" class="t s4_1142">SMRAM, system logic should provide a programmable method of mapping the SMRAM into system memory space </span>
<span id="tu_1142" class="t s4_1142">when the processor is not in SMM. This mechanism will enable start-up procedures to initialize the SMRAM space </span>
<span id="tv_1142" class="t s4_1142">(that is, load the SMI handler) before executing the SMI handler during SMM. </span>
<span id="tw_1142" class="t s5_1142">32.4.1 </span><span id="tx_1142" class="t s5_1142">SMRAM State Save Map </span>
<span id="ty_1142" class="t s4_1142">When an IA-32 processor that does not support Intel 64 architecture initially enters SMM, it writes its state to the </span>
<span id="tz_1142" class="t s4_1142">state save area of the SMRAM. </span><span id="t10_1142" class="t s4_1142">The state save area begins at [SMBASE + 8000H + 7FFFH] and extends down to </span>
<span id="t11_1142" class="t s4_1142">[SMBASE + 8000H + 7E00H]. Table 32-1 shows the state save map. The offset in column 1 is relative to the </span>
<span id="t12_1142" class="t s4_1142">SMBASE value plus 8000H. Reserved spaces should not be used by software. </span>
<span id="t13_1142" class="t s4_1142">Some of the registers in the SMRAM state save area (marked YES in column 3) may be read and changed by the </span>
<span id="t14_1142" class="t s4_1142">SMI handler, with the changed values restored to the processor registers by the RSM instruction. Some register </span>
<span id="t15_1142" class="t s4_1142">images are read-only, and must not be modified (modifying these registers will result in unpredictable behavior). </span>
<span id="t16_1142" class="t s4_1142">An SMI handler should not rely on any values stored in an area that is marked as reserved. </span>
<span id="t17_1142" class="t s6_1142">Figure 32-1. </span><span id="t18_1142" class="t s6_1142">SMRAM Usage </span>
<span id="t19_1142" class="t s7_1142">Start of State Save Area </span>
<span id="t1a_1142" class="t s7_1142">SMBASE + FFFFH </span>
<span id="t1b_1142" class="t s7_1142">SMBASE </span>
<span id="t1c_1142" class="t s7_1142">SMBASE + 8000H </span>
<span id="t1d_1142" class="t s7_1142">SMRAM </span>
<span id="t1e_1142" class="t s7_1142">SMI Handler Entry Point </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
