// Seed: 3166339091
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign module_2.id_6 = 0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri1 id_8
);
  wand id_10 = ((-1));
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
module module_2 (
    output wor id_0,
    output tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    output logic id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    output tri0 id_8,
    input tri id_9,
    input logic id_10,
    output wand id_11,
    input wand id_12,
    input tri1 id_13,
    input wire id_14,
    output wor id_15,
    input supply0 id_16,
    output logic id_17,
    input tri0 id_18,
    input uwire id_19,
    input wand id_20,
    id_23,
    output tri1 id_21
);
  wor id_24, id_25;
  wire id_26;
  parameter id_27 = 1;
  assign id_23 = -1;
  bit  id_28;
  tri1 id_29 = 1, id_30;
  wire id_31;
  always id_17 <= 1;
  module_0 modCall_1 (
      id_26,
      id_27
  );
  assign id_21 = 1;
  final id_28 <= id_10;
  initial
  fork
    begin : LABEL_0
      if (-1) id_4 <= -1;
      else if (-1) begin : LABEL_0
        if (id_20) id_15 = 1 ? id_24 : 1'b0;
        else id_2 = id_16 | 1;
      end
    end
  join_none
endmodule
