---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-simemorylegalizer-cpp-/sigfx90acachecontrol
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SIGfx90ACacheControl` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{SIMemoryLegalizer.cpp}::SIGfx90ACacheControl</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/anonymous-namespace-simemorylegalizer-cpp-/sigfx7cachecontrol">SIGfx7CacheControl</a></>}>
</MembersIndexItem>

</MembersIndex>

## Derived Classes

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/anonymous-namespace-simemorylegalizer-cpp-/sigfx940cachecontrol">SIGfx940CacheControl</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a9177aab1bbec40d0fc2c5ea04114ac29">SIGfx90ACacheControl</a> (const GCNSubtarget &amp;ST)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a915f43f31860091a73afdf5502616cab">enableLoadCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const override</>}>
Update <code>MI</code> memory load instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#a915f43f31860091a73afdf5502616cab">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adca1c39cdb62262b4c8094588e058613">enableRMWCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const override</>}>
Update <code>MI</code> memory read-modify-write instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#adca1c39cdb62262b4c8094588e058613">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a91344af58229564f9ae0daad11cfb673">enableStoreCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const override</>}>
Update <code>MI</code> memory store instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#a91344af58229564f9ae0daad11cfb673">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1d384679753acdf3fa8ea66d116d55c9">enableVolatileAndOrNonTemporal</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicAddrSpace AddrSpace, SIMemOp Op, bool IsVolatile, bool IsNonTemporal, bool IsLastUse) const override</>}>
Update <code>MI</code> memory instruction of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> to indicate it is volatile and/or nontemporal/last-use. <a href="#a1d384679753acdf3fa8ea66d116d55c9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5b8c6d47b259060fbc531822e0f933d9">insertAcquire</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace, Position Pos) const override</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure any subsequent memory instructions of this thread with address spaces <code>AddrSpace</code> will observe the previous memory operations by any thread for memory scopes up to memory scope <code>Scope</code> . <a href="#a5b8c6d47b259060fbc531822e0f933d9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a86d0c030b48e2942c893d0a483248d4f">insertRelease</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace, bool IsCrossAddrSpaceOrdering, Position Pos) const override</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure previous memory instructions by this thread with address spaces <code>AddrSpace</code> have completed and can be observed by subsequent memory instructions by any thread executing in memory scope <code>Scope</code>. <a href="#a86d0c030b48e2942c893d0a483248d4f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7c935402e1e89698b7f9413d41d438e0">insertWait</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace, SIMemOp Op, bool IsCrossAddrSpaceOrdering, Position Pos, AtomicOrdering Order) const override</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure memory instructions before <code>Pos</code> of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> have completed. <a href="#a7c935402e1e89698b7f9413d41d438e0">More...</a>
</MembersIndexItem>

</MembersIndex>


Definition at line 434 of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.

<SectionDefinition>

## Public Constructors

### SIGfx90ACacheControl() {#a9177aab1bbec40d0fc2c5ea04114ac29}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SIGfx90ACacheControl::SIGfx90ACacheControl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp; ST)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00437">437</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### enableLoadCacheBypass() {#a915f43f31860091a73afdf5502616cab}

<MemberDefinition
  prototype={<>bool SIGfx90ACacheControl::enableLoadCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}
  labels = {["virtual"]}>
Update <code>MI</code> memory load instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00439">439</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableRMWCacheBypass() {#adca1c39cdb62262b4c8094588e058613}

<MemberDefinition
  prototype={<>bool SIGfx90ACacheControl::enableRMWCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}
  labels = {["virtual"]}>
Update <code>MI</code> memory read-modify-write instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00447">447</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableStoreCacheBypass() {#a91344af58229564f9ae0daad11cfb673}

<MemberDefinition
  prototype={<>bool SIGfx90ACacheControl::enableStoreCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}
  labels = {["virtual"]}>
Update <code>MI</code> memory store instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00443">443</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableVolatileAndOrNonTemporal() {#a1d384679753acdf3fa8ea66d116d55c9}

<MemberDefinition
  prototype={<>bool SIGfx90ACacheControl::enableVolatileAndOrNonTemporal (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a7d1379b61882d548830c6e5b216942a9">SIMemOp</a> Op, bool IsVolatile, bool IsNonTemporal, bool IsLastUse) const</>}
  labels = {["virtual"]}>
Update <code>MI</code> memory instruction of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> to indicate it is volatile and/or nontemporal/last-use.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00451">451</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### insertAcquire() {#a5b8c6d47b259060fbc531822e0f933d9}

<MemberDefinition
  prototype={<>bool SIGfx90ACacheControl::insertAcquire (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a9e7ad3c4e4254ff96b3ddbd4a6515dc2">Position</a> Pos) const</>}
  labels = {["virtual"]}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure any subsequent memory instructions of this thread with address spaces <code>AddrSpace</code> will observe the previous memory operations by any thread for memory scopes up to memory scope <code>Scope</code> .

Returns true iff any instructions inserted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00461">461</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### insertRelease() {#a86d0c030b48e2942c893d0a483248d4f}

<MemberDefinition
  prototype={<>bool SIGfx90ACacheControl::insertRelease (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, bool IsCrossAddrSpaceOrdering, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a9e7ad3c4e4254ff96b3ddbd4a6515dc2">Position</a> Pos) const</>}
  labels = {["virtual"]}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure previous memory instructions by this thread with address spaces <code>AddrSpace</code> have completed and can be observed by subsequent memory instructions by any thread executing in memory scope <code>Scope</code>.

<code>IsCrossAddrSpaceOrdering</code> indicates if the memory ordering is between address spaces. Returns true iff any instructions inserted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00466">466</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### insertWait() {#a7c935402e1e89698b7f9413d41d438e0}

<MemberDefinition
  prototype={<>bool SIGfx90ACacheControl::insertWait (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a7d1379b61882d548830c6e5b216942a9">SIMemOp</a> Op, bool IsCrossAddrSpaceOrdering, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a9e7ad3c4e4254ff96b3ddbd4a6515dc2">Position</a> Pos, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Order) const</>}
  labels = {["virtual"]}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure memory instructions before <code>Pos</code> of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> have completed.

Used between memory instructions to enforce the order they become visible as observed by other memory instructions executing in memory scope <code>Scope</code>. <code>IsCrossAddrSpaceOrdering</code> indicates if the memory ordering is between address spaces. Returns true iff any instructions inserted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00456">456</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a></li>
</ul>

</DoxygenPage>
