#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Jan 16 11:59:12 2017
# Process ID: 4633
# Current directory: /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/edit_axi_test_v1_0.runs/synth_1
# Command line: vivado -log axi_test_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_test_v1_0.tcl
# Log file: /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/edit_axi_test_v1_0.runs/synth_1/axi_test_v1_0.vds
# Journal file: /home/x414e54/Documents/FPGA-tests/Testbench/ip_repo/edit_axi_test_v1_0.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source axi_test_v1_0.tcl -notrace
