/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;

#include "imx6q.dtsi"

/ {
	model = "BCT RE3";
	compatible = "fsl,imx6q-bctre3", "fsl,imx6q";


	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb2 = &mxcfb3;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};
	
	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_2p5v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
		
		reg_audio: regulator@2 { 
 			compatible = "regulator-fixed"; 
 			reg = <2>; 
 			regulator-name = "tlv320aic3x-supply"; 
 			regulator-always-on;
 		}; 

	};
	
	sound { 
		compatible = "fsl,imx6q-re3-tlv320aic3x", "fsl,imx-audio-tlv320aic3x"; 
		model = "tlv320aic3x-audio"; 
 		cpu-dai = <&ssi2>; 
		audio-codec = <&codec>; 
		audio-routing = 
 			/* Headphone connected to HPLOUT, HPROUT */ 
			"Headphone Jack",       "HPLOUT", 
			"Headphone Jack",       "HPROUT", 
			"Line In Jack",		"LINE1L", 
			"Line In Jack",		"LINE1R"; 
		mux-int-port = <2>; 
 		mux-ext-port = <5>; 
	}; 

	
	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};
	

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="MI800x480";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};
	
	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};
	
	lcd@0 {
     compatible = "fsl,lcd";
     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_lcd>;
     ipu_id = <0>;
     disp_id = <0>;
     default_ifmt = "BGR24";
     status = "okay";
	};
	
	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm3 0 50000>;
		brightness-levels = < 0  1  2  3  4  5  6  7  8  9
				     10 11 12 13 14 15 16 17 18 19
				     20 21 22 23 24 25 26 27 28 29
				     30 31 32 33 34 35 36 37 38 39
				     40 41 42 43 44 45 46 47 48 49
				     50 51 52 53 54 55 56 57 58 59
				     60 61 62 63 64 65 66 67 68 69
				     70 71 72 73 74 75 76 77 78 79
				     80 81 82 83 84 85 86 87 88 89
				     90 91 92 93 94 95 96 97 98 99
				    100>;
		default-brightness-level = <100>;
	};
	
	gpio_leds {
		compatible = "gpio-leds";
		
		en-lite {
			label = "en-lite";
			gpios = <&gpio1 3 1>;
			linux,default-trigger = "backlight";
		};
	};
	
		v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
	
	clocks {
		cspiuart_osc: anaclk2 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <1843200>;
		};
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6q-bctre3 {
	
        pinctrl_audmux: audmux {
                fsl,pins = <
                        MX6QDL_PAD_KEY_COL0__AUD5_TXC  0x130b0
                        MX6QDL_PAD_KEY_COL1__AUD5_TXFS 0x130b0
                        MX6QDL_PAD_KEY_ROW1__AUD5_RXD  0x130b0
                        MX6QDL_PAD_KEY_ROW0__AUD5_TXD  0x130b0
                >;
        };

		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_A24__GPIO5_IO04   0x80000000
				MX6QDL_PAD_EIM_EB1__GPIO2_IO29	0x80000000
				MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 0x17059
				MX6QDL_PAD_GPIO_1__GPIO1_IO01 0x17059
				MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x17059
				MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x17059 //LCD Enable
				MX6QDL_PAD_GPIO_3__GPIO1_IO03 0x1F059 //backlight Enable
				MX6QDL_PAD_SD3_DAT3__GPIO7_IO07 0x1F059 //cam reset#
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 0x13059 //cam reset#
				MX6QDL_PAD_SD3_DAT2__GPIO7_IO06 0x80000000 
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x1F059 //PCI reset
				MX6QDL_PAD_SD4_DAT2__GPIO2_IO10  0x17059 //pcap int
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28 0x17059 //res touch int
				MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x13059 //GPIO1
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10 0x13059 //GPIO2
				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24  0x13059 //GPIO3
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28  0x13059 //GPIO4
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27  0x13059 //GPIO5
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26  0x13059 //GPIO6
				MX6QDL_PAD_ENET_TXD0__GPIO1_IO30  0x13059 //GPIO7
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29  0x13059 //GPIO8
				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x13059 //GPIO9
				MX6QDL_PAD_GPIO_6__GPIO1_IO06 0x13059 //GPIO10
				MX6QDL_PAD_SD4_DAT7__GPIO2_IO15 0x13059 //GPIO11
			>; 
		};
		
		pinctrl_lcd: lcdgrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x100b1
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01		0x100b1
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02		0x100b1
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03		0x100b1
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04		0x100b1
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05		0x100b1
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06		0x100b1
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07		0x100b1
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08		0x100b1
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09		0x100b1
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10		0x100b1
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11		0x100b1
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12		0x100b1
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13		0x100b1
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14		0x100b1
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15		0x100b1
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16		0x100b1
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17		0x100b1
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18		0x100b1
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19		0x100b1
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20		0x100b1
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21		0x100b1
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22		0x100b1
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23		0x100b1
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK		0x100b1
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02			0x100b1
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03			0x100b1
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04			0x100b1
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15		0x100b1
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	0x80000000
			>;
		};

		pinctrl_gpmi_nand: gpminandgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__NAND_CLE		0xb0b1
				MX6QDL_PAD_NANDF_ALE__NAND_ALE		0xb0b1
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B	0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B	0xb000
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B	0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B	0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B		0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B		0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00	0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01	0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02	0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03	0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04	0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05	0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06	0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07	0xb0b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL  0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};
		
		pinctrl_i2c2_gpio: i2c2grpgpio {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__GPIO4_IO12  0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13  0x4001b8b1
			>;
		};
		
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL  0x4001b8b1
				MX6QDL_PAD_GPIO_16__I2C3_SDA 0x4001b8b1
			>;
		};

		pinctrl_ipu1_1: ipu1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12  0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13  0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14  0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15  0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16  0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17  0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18  0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19  0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC    0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC   0x80000000
			>;
		};

		pinctrl_uart1: uart1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			>;
		};
		
		pinctrl_uart2: uart2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_7__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_GPIO_8__UART2_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT5__GPIO2_IO13		0x1b0b1 //entx
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD		0x17071
				MX6QDL_PAD_SD1_CLK__SD1_CLK		0x10071
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x17071
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x17071
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x17071
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x17071
			>;
		};

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE 0x1f8b0
			>;
		};

		pinctrl_pwm3_1: pwm3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1
			>;
		};
		
		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x4001b0a8
			>;
		};
		
		
		pinctrl_ecspi5: ecspi5 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__ECSPI5_MOSI		0x100b1
				MX6QDL_PAD_SD2_CLK__ECSPI5_SCLK		0x100b1
				MX6QDL_PAD_SD2_DAT0__ECSPI5_MISO	0x100b1
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31		0x100b1
				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13		0x100b1
				MX6QDL_PAD_SD2_DAT3__GPIO1_IO12		0x100b1
				
			>;
		};
	};
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3_1>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <1>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c2 {
	clock-frequency = <20000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;
	sclgpio = <&gpio4 12 1>;
	sdagpio = <&gpio4 13 1>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
};

&i2c3 {
	clock-frequency = <375000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
	
	at24@50 {
		compatible = "at24,24c02";
		pagesize = <8>;
		reg = <0x50>;
	};
	
	ds1339: rtc@68 {
		compatible = "mxim,ds1339";
		reg = <0x68>;
	};
	
	codec: tlv320aic3x@18 { 
 		compatible = "ti,tlv320aic3x"; 
 		reg = <0x18>; 
 		clocks = <&clks 201>; 
 		clock-names = "clko_clk"; 
 		IOVDD-supply = <&reg_audio>; 
 		DVDD-supply = <&reg_audio>; 
 		AVDD-supply = <&reg_audio>; 
 		DRVDD-supply = <&reg_audio>;
 		/* 
 		gpio-reset = <&gpio4 5 1>; 
 		gpio-cfg = < 
 			0x0000 // 0:Default
 			0x0000 // 1:Default 
 			0x0013 // 2:FN_DMICCLK
 			0x0000 // 3:Default 
 			0x8014 // 4:FN_DMICCDAT
 			0x0000 // 5:Default 
 		>; 
 		*/
	}; 
	
	adv7180: adv7180@20 {
		compatible = "adv,adv7180";
		reg = <0x20>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_1>;
		clocks = <&clks IMX6QDL_CLK_CKO>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_3p3v>; /* 3.3v, enabled via 2.8 VGEN6 */
		AVDD-supply = <&reg_3p3v>;  /* 1.8v */
		DVDD-supply = <&reg_3p3v>;  /* 1.8v */
		PVDD-supply = <&reg_3p3v>;  /* 1.8v */
		pwn-gpios = <&gpio5 20 0>;
		csi_id = <0>;
		mclk = <27000000>;
		mclk_source = <0>;
		cvbs = <1>;
	};
	
	pcap: pcf8523@4A {
		compatible = "focaltech,ft5x06";
		reg = <0x38>;
		interrupt-parent = <&gpio2>;
		interrupts = <10 0>;
		gpios = <&gpio2 10 0>;
		reset-gpio = <&gpio2 30 1>; //driver requires, but RE3 doesnt implement. GPIO2-30 is not connected in RE3/RM3
		linux,wakeup;
		status = "okay"; 
	};
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	bus-width = <4>;
	cd-gpios = <&gpio1 1 0>;
	wp-gpios = <&gpio2 1 9>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&gpc {
	/* use ldo-bypass, u-boot will check it and configure */
	fsl,ldo-bypass = <0>;
	fsl,wdog-reset = <1>;
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
};

&usbotg {
	status = "okay";
};

&usbh1 {
	//vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&audmux { 
 	pinctrl-names = "default"; 
 	pinctrl-0 = <&pinctrl_audmux>; 
 	status = "okay"; 
}; 


&ssi2 { 
 	fsl,mode = "i2s-slave"; 
 	status = "okay"; 
}; 
	
	
&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio7 6 1>;
	phy-reset-gpio-active-high;
	status = "okay";
};

&ecspi5 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios =  <&gpio1 13 0>, <&gpio1 12 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi5>;
	status = "okay"; 
	
	tsc2046: tsc2046 {
		reg = <0>;
		compatible = "ti,tsc2046";
		interrupt-parent = <&gpio2>;
		interrupts = <28 0>;
		spi-max-frequency = <150000>;
		pendown-gpio = <&gpio2 28 0>;
		vcc-supply = <&reg_3p3v>;
		//ti,x-min = /bits/ 16 <220>;
		//ti,x-max = /bits/ 16 <3400>;
		//ti,y-min = /bits/ 16 <190>;
		//ti,y-max = /bits/ 16 <1950>;
		ti,x-plate-ohms = /bits/ 16 <180>;
		ti,y-plate-ohms = /bits/ 16 <180>;
		ti,pressure-max = /bits/ 16 <700>;
		//ti,penirq-recheck-delay-usecs = /bits/ 16 <550>;
		ti,debounce-rep = /bits/ 16 <1>;
		ti,debounce-tol = /bits/ 16 <8>;
		ti,debounce-max = /bits/ 16 <8>;
		//ti,settle-delay-usec = /bits/ 16 <1>;
		ti,keep-vref-on;
		linux,wakeup;
		status = "okay";
	};

	sc16is750: sc16is750@1 {
		compatible = "nxp,sc16is750";
		reg = <1>;
		clocks = <&cspiuart_osc>;
		interrupt-parent = <&gpio6>;
		interrupts = <31 IRQ_TYPE_EDGE_FALLING>;
		spi-max-frequency = <1000000>;
		gpio-controller;
		#gpio-cells = <2>;
	};
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

&pcie {
	reset-gpio = <&gpio6 15 0>;
	status = "okay";
};

&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand>;
	status = "okay"; /* gpmi nand conflicts with SD */
	nand-on-flash-bbt;
};

&sata {
	status = "okay";
};

&wdog1 {
	status = "okay";
};

&wdog2 {
	status = "disabled";
};
