Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/seven_segment_decoder_34.v" into library work
Parsing module <seven_segment_decoder_34>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/randomGenerator_32.v" into library work
Parsing module <randomGenerator_32>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/pwm_led_39.v" into library work
Parsing module <pwm_led_39>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/pwm_led2_41.v" into library work
Parsing module <pwm_led2_41>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/edge_detector_16.v" into library work
Parsing module <edge_detector_16>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/decoder_38.v" into library work
Parsing module <decoder_38>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/decoder_35.v" into library work
Parsing module <decoder_35>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/counter_36.v" into library work
Parsing module <counter_36>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/counter_33.v" into library work
Parsing module <counter_33>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/reset_conditioner_3.v" into library work
Parsing module <reset_conditioner_3>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/problems_2.v" into library work
Parsing module <problems_2>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/multi_seven_segment_14.v" into library work
Parsing module <multi_seven_segment_14>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/multi_seven_segment_13.v" into library work
Parsing module <multi_seven_segment_13>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/multi_led_15.v" into library work
Parsing module <multi_led_15>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/gameSelf_12.v" into library work
Parsing module <gameSelf_12>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/button_4.v" into library work
Parsing module <button_4>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/alu16_1.v" into library work
Parsing module <alu16_1>.
Analyzing Verilog file "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu16_1>.

Elaborating module <problems_2>.

Elaborating module <reset_conditioner_3>.

Elaborating module <button_4>.

Elaborating module <edge_detector_16>.

Elaborating module <gameSelf_12>.

Elaborating module <randomGenerator_32>.
WARNING:HDLCompiler:413 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/randomGenerator_32.v" Line 23: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 131: Assignment to M_game_sound ignored, since the identifier is never used

Elaborating module <multi_seven_segment_13>.

Elaborating module <counter_33>.

Elaborating module <seven_segment_decoder_34>.

Elaborating module <decoder_35>.
WARNING:HDLCompiler:413 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/multi_seven_segment_13.v" Line 51: Result of 8-bit expression is truncated to fit in 6-bit target.

Elaborating module <multi_seven_segment_14>.

Elaborating module <counter_36>.

Elaborating module <decoder_38>.

Elaborating module <multi_led_15>.

Elaborating module <pwm_led_39>.

Elaborating module <pwm_led2_41>.
WARNING:HDLCompiler:413 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 227: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 228: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 285: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 295: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 305: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 328: Result of 16-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 342: Assignment to M_one_second_q ignored, since the identifier is never used
WARNING:Xst:2972 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" line 74. All outputs of instance <start_button_cond> of block <button_4> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" line 74: Output port <out> of the instance <start_button_cond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/mojo_top_0.v" line 125: Output port <sound> of the instance <game> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <M_count_down_q>.
    Found 10-bit register for signal <M_problem_q>.
    Found 1-bit register for signal <M_solve_button_dff_q>.
    Found 1-bit register for signal <M_first_ball_solvable_q>.
    Found 1-bit register for signal <M_second_ball_solvable_q>.
    Found 1-bit register for signal <M_problem_solvable_q>.
    Found 4-bit register for signal <M_problem_counter_q>.
    Found 4-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <M_count_down_q[5]_GND_1_o_sub_14_OUT> created at line 255.
    Found 4-bit subtractor for signal <gewei> created at line 49.
    Found 6x4-bit multiplier for signal <n0116> created at line 228.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu16_1>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/alu16_1.v".
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 26.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 23.
    Found 16x16-bit multiplier for signal <n0036> created at line 29.
    Found 16-bit shifter logical left for signal <a[15]_b[15]_shift_left_23_OUT> created at line 72
    Found 16-bit shifter logical right for signal <a[15]_b[15]_shift_right_24_OUT> created at line 75
    Found 16-bit shifter arithmetic right for signal <a[15]_b[15]_shift_right_25_OUT> created at line 78
    Found 16-bit 4-to-1 multiplexer for signal <alufn[1]_a[15]_wide_mux_4_OUT> created at line 21.
    Found 16-bit 4-to-1 multiplexer for signal <alufn[1]_a[15]_wide_mux_26_OUT> created at line 70.
    Found 16-bit 4-to-1 multiplexer for signal <alufn[2]_GND_2_o_wide_mux_30_OUT> created at line 87.
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 18.
    Found 16-bit comparator equal for signal <a[15]_b[15]_equal_28_o> created at line 92
    Found 16-bit comparator greater for signal <a[15]_b[15]_LessThan_29_o> created at line 95
    Found 16-bit comparator lessequal for signal <n0026> created at line 98
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu16_1> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_4_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_4_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_4_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_4_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_4_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_4_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_4_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_4_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_4_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_4_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_4_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_4_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_4_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_4_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_4_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_4_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <problems_2>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/problems_2.v".
    Found 8-bit adder for signal <n0006> created at line 18.
    Found 4x4-bit multiplier for signal <n0007> created at line 18.
    Found 199-bit shifter logical right for signal <n0004> created at line 18
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <problems_2> synthesized.

Synthesizing Unit <reset_conditioner_3>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/reset_conditioner_3.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_3> synthesized.

Synthesizing Unit <button_4>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/button_4.v".
    Found 25-bit register for signal <M_gap_counter_q>.
    Found 25-bit subtractor for signal <M_gap_counter_q[24]_GND_10_o_sub_2_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <button_4> synthesized.

Synthesizing Unit <edge_detector_16>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/edge_detector_16.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_16> synthesized.

Synthesizing Unit <gameSelf_12>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/gameSelf_12.v".
    Found 3-bit register for signal <M_mergeCounter_q>.
    Found 54-bit register for signal <M_solveArray_q>.
    Found 4-bit subtractor for signal <mergePosition> created at line 40.
    Found 5-bit subtractor for signal <GND_12_o_GND_12_o_sub_12_OUT> created at line 43.
    Found 8-bit adder for signal <n0361> created at line 43.
    Found 32-bit adder for signal <n0365> created at line 43.
    Found 8-bit adder for signal <n0367> created at line 44.
    Found 4-bit adder for signal <M_solveArray_q[53]_GND_12_o_add_19_OUT> created at line 44.
    Found 8-bit adder for signal <n0491> created at line 75.
    Found 3-bit adder for signal <M_mergeCounter_q[2]_GND_12_o_add_209_OUT> created at line 77.
    Found 4x4-bit multiplier for signal <n0726> created at line 43.
    Found 107-bit shifter logical right for signal <n0362> created at line 43
    Found 32x4-bit multiplier for signal <n0364> created at line 43.
    Found 107-bit shifter logical right for signal <n0366> created at line 43
    Found 107-bit shifter logical right for signal <n0368> created at line 44
    Found 4x4-bit multiplier for signal <n0734> created at line 75.
    Found 9-bit comparator equal for signal <M_solveArray_q[53]_M_solveArray_q[53]_equal_16_o> created at line 43
    Summary:
	inferred   3 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 306 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <gameSelf_12> synthesized.

Synthesizing Unit <randomGenerator_32>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/randomGenerator_32.v".
    Found 8-bit register for signal <M_random_q>.
    Found 8-bit adder for signal <M_random_d> created at line 22.
    Found 4-bit subtractor for signal <rs> created at line 17.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <randomGenerator_32> synthesized.

Synthesizing Unit <multi_seven_segment_13>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/multi_seven_segment_13.v".
    Found 5-bit adder for signal <M_ctr_value[2]_GND_15_o_add_0_OUT> created at line 48.
    Found 47-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_segment_13> synthesized.

Synthesizing Unit <counter_33>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/counter_33.v".
    Found 19-bit register for signal <M_ctr_q>.
    Found 19-bit adder for signal <M_ctr_q[18]_GND_16_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_33> synthesized.

Synthesizing Unit <seven_segment_decoder_34>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/seven_segment_decoder_34.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_segment_decoder_34> synthesized.

Synthesizing Unit <decoder_35>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/decoder_35.v".
    Summary:
	no macro.
Unit <decoder_35> synthesized.

Synthesizing Unit <multi_seven_segment_14>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/multi_seven_segment_14.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_19_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_segment_14> synthesized.

Synthesizing Unit <counter_36>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/counter_36.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_20_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_36> synthesized.

Synthesizing Unit <decoder_38>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/decoder_38.v".
    Summary:
	no macro.
Unit <decoder_38> synthesized.

Synthesizing Unit <multi_led_15>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/multi_led_15.v".
    Found 9-bit adder for signal <n0034> created at line 77.
    Found 9-bit adder for signal <n0036> created at line 78.
    Found 9-bit adder for signal <n0038> created at line 79.
    Found 9-bit adder for signal <n0040> created at line 80.
    Found 9-bit adder for signal <n0042> created at line 81.
    Found 9-bit adder for signal <n0044> created at line 82.
    Found 4x5-bit multiplier for signal <n0046> created at line 77.
    Found 191-bit shifter logical right for signal <n0022> created at line 77
    Found 4x5-bit multiplier for signal <n0048> created at line 78.
    Found 191-bit shifter logical right for signal <n0024> created at line 78
    Found 4x5-bit multiplier for signal <n0050> created at line 79.
    Found 191-bit shifter logical right for signal <n0026> created at line 79
    Found 4x5-bit multiplier for signal <n0052> created at line 80.
    Found 191-bit shifter logical right for signal <n0028> created at line 80
    Found 4x5-bit multiplier for signal <n0054> created at line 81.
    Found 191-bit shifter logical right for signal <n0030> created at line 81
    Found 4x5-bit multiplier for signal <n0056> created at line 82.
    Found 191-bit shifter logical right for signal <n0032> created at line 82
    Summary:
	inferred   6 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred   6 Combinational logic shifter(s).
Unit <multi_led_15> synthesized.

Synthesizing Unit <pwm_led_39>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/pwm_led_39.v".
    Found 8-bit register for signal <M_ctr_q>.
    Found 8-bit adder for signal <M_ctr_d> created at line 36.
    Found 8-bit comparator greater for signal <rgb_pulse<0>> created at line 33
    Found 8-bit comparator greater for signal <rgb_pulse<1>> created at line 34
    Found 8-bit comparator greater for signal <rgb_pulse<2>> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <pwm_led_39> synthesized.

Synthesizing Unit <div_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <n0241> created at line 0.
    Found 12-bit adder for signal <GND_24_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <n0245> created at line 0.
    Found 11-bit adder for signal <GND_24_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <n0249> created at line 0.
    Found 10-bit adder for signal <GND_24_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <n0253> created at line 0.
    Found 9-bit adder for signal <GND_24_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <n0257> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0261> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_24_o_add_11_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0265> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_24_o_add_13_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0269> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_24_o_add_15_OUT[7:0]> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_8u_4u> synthesized.

Synthesizing Unit <pwm_led2_41>.
    Related source file is "G:/Github/Mojo/GameNew/work/planAhead/GameNew/GameNew.srcs/sources_1/imports/verilog/pwm_led2_41.v".
    Found 8-bit register for signal <M_ctr_q>.
    Found 8-bit adder for signal <M_ctr_d> created at line 36.
    Found 8-bit comparator greater for signal <rgb_pulse<0>> created at line 33
    Found 8-bit comparator greater for signal <rgb_pulse<1>> created at line 34
    Found 8-bit comparator greater for signal <rgb_pulse<2>> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <pwm_led2_41> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_27_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_27_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_27_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_27_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_27_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 2
# Multipliers                                          : 12
 16x16-bit multiplier                                  : 1
 32x4-bit multiplier                                   : 1
 4x4-bit multiplier                                    : 3
 5x4-bit multiplier                                    : 6
 6x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 347
 10-bit adder                                          : 35
 11-bit adder                                          : 34
 12-bit adder                                          : 34
 16-bit addsub                                         : 1
 17-bit adder                                          : 2
 18-bit adder                                          : 3
 19-bit adder                                          : 3
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 25-bit subtractor                                     : 7
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 3-bit adder                                           : 1
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 3
 4-bit adder                                           : 2
 4-bit subtractor                                      : 3
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 148
 9-bit adder                                           : 41
# Registers                                            : 40
 1-bit register                                        : 18
 10-bit register                                       : 1
 18-bit register                                       : 1
 19-bit register                                       : 1
 25-bit register                                       : 7
 3-bit register                                        : 1
 4-bit register                                        : 2
 54-bit register                                       : 1
 6-bit register                                        : 1
 8-bit register                                        : 7
# Comparators                                          : 199
 10-bit comparator lessequal                           : 18
 11-bit comparator lessequal                           : 17
 12-bit comparator lessequal                           : 17
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 6-bit comparator lessequal                            : 3
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 18
 8-bit comparator lessequal                            : 86
 9-bit comparator equal                                : 1
 9-bit comparator lessequal                            : 18
# Multiplexers                                         : 1356
 1-bit 2-to-1 multiplexer                              : 1088
 16-bit 2-to-1 multiplexer                             : 22
 16-bit 4-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 24-bit 2-to-1 multiplexer                             : 4
 25-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 57
 5-bit 2-to-1 multiplexer                              : 2
 54-bit 2-to-1 multiplexer                             : 4
 6-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 53
 9-bit 2-to-1 multiplexer                              : 92
# Logic shifters                                       : 15
 107-bit shifter logical right                         : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 191-bit shifter logical right                         : 6
 199-bit shifter logical right                         : 1
 31-bit shifter logical right                          : 1
 47-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_4>.
The following registers are absorbed into counter <M_gap_counter_q>: 1 register on signal <M_gap_counter_q>.
Unit <button_4> synthesized (advanced).

Synthesizing (advanced) Unit <counter_33>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_33> synthesized (advanced).

Synthesizing (advanced) Unit <counter_36>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_36> synthesized (advanced).

Synthesizing (advanced) Unit <gameSelf_12>.
The following registers are absorbed into counter <M_mergeCounter_q>: 1 register on signal <M_mergeCounter_q>.
	Multiplier <Mmult_n0734> in block <gameSelf_12> and adder/subtractor <Madd_n0491_Madd> in block <gameSelf_12> are combined into a MAC<Maddsub_n0734>.
Unit <gameSelf_12> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
	Multiplier <Mmult_n0116> in block <mojo_top_0> and adder/subtractor <Msub_gewei> in block <mojo_top_0> are combined into a MAC<Maddsub_n0116>.
	The following registers are also absorbed by the MAC: <M_count_down_q> in block <mojo_top_0>.
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <multi_led_15>.
	Multiplier <Mmult_n0046> in block <multi_led_15> and adder/subtractor <Madd_n0034_Madd> in block <multi_led_15> are combined into a MAC<Maddsub_n0046>.
	Multiplier <Mmult_n0048> in block <multi_led_15> and adder/subtractor <Madd_n0036_Madd> in block <multi_led_15> are combined into a MAC<Maddsub_n0048>.
	Multiplier <Mmult_n0050> in block <multi_led_15> and adder/subtractor <Madd_n0038_Madd> in block <multi_led_15> are combined into a MAC<Maddsub_n0050>.
	Multiplier <Mmult_n0052> in block <multi_led_15> and adder/subtractor <Madd_n0040_Madd> in block <multi_led_15> are combined into a MAC<Maddsub_n0052>.
	Multiplier <Mmult_n0054> in block <multi_led_15> and adder/subtractor <Madd_n0042_Madd> in block <multi_led_15> are combined into a MAC<Maddsub_n0054>.
	Multiplier <Mmult_n0056> in block <multi_led_15> and adder/subtractor <Madd_n0044_Madd> in block <multi_led_15> are combined into a MAC<Maddsub_n0056>.
Unit <multi_led_15> synthesized (advanced).

Synthesizing (advanced) Unit <problems_2>.
	Multiplier <Mmult_n0007> in block <problems_2> and adder/subtractor <Madd_n0006_Madd> in block <problems_2> are combined into a MAC<Maddsub_n0007>.
Unit <problems_2> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_led2_41>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <pwm_led2_41> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_led_39>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <pwm_led_39> synthesized (advanced).

Synthesizing (advanced) Unit <randomGenerator_32>.
The following registers are absorbed into counter <M_random_q>: 1 register on signal <M_random_q>.
Unit <randomGenerator_32> synthesized (advanced).

Synthesizing (advanced) Unit <seven_segment_decoder_34>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <value>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_segment_decoder_34> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 2
# MACs                                                 : 9
 4x4-to-6-bit MAC                                      : 1
 4x4-to-7-bit MAC                                      : 1
 5x4-to-7-bit MAC                                      : 6
 6x4-to-4-bit MAC                                      : 1
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 1
 32x4-bit multiplier                                   : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 169
 16-bit adder carry in                                 : 16
 16-bit addsub                                         : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 9
 6-bit subtractor                                      : 1
 8-bit adder carry in                                  : 136
# Counters                                             : 17
 18-bit up counter                                     : 1
 19-bit up counter                                     : 1
 25-bit down counter                                   : 7
 3-bit up counter                                      : 1
 8-bit up counter                                      : 7
# Registers                                            : 96
 Flip-Flops                                            : 96
# Comparators                                          : 199
 10-bit comparator lessequal                           : 18
 11-bit comparator lessequal                           : 17
 12-bit comparator lessequal                           : 17
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 6-bit comparator lessequal                            : 3
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 18
 8-bit comparator lessequal                            : 86
 9-bit comparator equal                                : 1
 9-bit comparator lessequal                            : 18
# Multiplexers                                         : 1346
 1-bit 2-to-1 multiplexer                              : 1088
 16-bit 2-to-1 multiplexer                             : 22
 16-bit 4-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 4
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 57
 5-bit 2-to-1 multiplexer                              : 2
 54-bit 2-to-1 multiplexer                             : 4
 6-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 53
 9-bit 2-to-1 multiplexer                              : 92
# Logic shifters                                       : 15
 107-bit shifter logical right                         : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 191-bit shifter logical right                         : 6
 199-bit shifter logical right                         : 1
 31-bit shifter logical right                          : 1
 47-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0100  | 0110
 0101  | 0111
 0111  | 0101
 0110  | 0100
 1000  | 1100
 1010  | 1101
 1001  | 1111
-------------------
INFO:Xst:2146 - In block <multi_led_15>, Counter <led5/M_ctr_q> <led4/M_ctr_q> <led3/M_ctr_q> <led1/M_ctr_q> <led0/M_ctr_q> <led2/M_ctr_q> are equivalent, XST will keep only <led5/M_ctr_q>.
WARNING:Xst:2677 - Node <rg/M_random_q_3> of sequential type is unconnected in block <gameSelf_12>.
WARNING:Xst:2677 - Node <rg/M_random_q_4> of sequential type is unconnected in block <gameSelf_12>.
WARNING:Xst:2677 - Node <rg/M_random_q_5> of sequential type is unconnected in block <gameSelf_12>.
WARNING:Xst:2677 - Node <rg/M_random_q_6> of sequential type is unconnected in block <gameSelf_12>.
WARNING:Xst:2677 - Node <rg/M_random_q_7> of sequential type is unconnected in block <gameSelf_12>.
WARNING:Xst:2677 - Node <rg/M_random_q_2> of sequential type is unconnected in block <gameSelf_12>.
INFO:Xst:2261 - The FF/Latch <M_count_down_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01161_1> 
INFO:Xst:2261 - The FF/Latch <M_count_down_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01161_3> 
INFO:Xst:2261 - The FF/Latch <M_count_down_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01161_0> 
INFO:Xst:2261 - The FF/Latch <M_count_down_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01161_2> 

Optimizing unit <mojo_top_0> ...

Optimizing unit <gameSelf_12> ...

Optimizing unit <multi_led_15> ...

Optimizing unit <div_8u_4u> ...

Optimizing unit <div_6u_4u> ...

Optimizing unit <alu16_1> ...

Optimizing unit <div_16u_16u> ...
WARNING:Xst:1293 - FF/Latch <game/M_solveArray_q_1> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_6> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_11> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_12> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_15> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_16> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_21> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_24> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_25> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_33> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_34> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_42> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_43> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_51> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game/M_solveArray_q_52> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <data_segments/ctr/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <data_segments/ctr/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <data_segments/ctr/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <data_segments/ctr/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <data_segments/ctr/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <data_segments/ctr/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following 4 FFs/Latches, which will be removed : <data_segments/ctr/M_ctr_q_0> <game/rg/M_random_q_0> <game/M_mergeCounter_q_0> <array_led_controller/led5/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <data_segments/ctr/M_ctr_q_16> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <data_segments/ctr/M_ctr_q_1> <game/rg/M_random_q_1> <array_led_controller/led5/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <data_segments/ctr/M_ctr_q_2> <array_led_controller/led5/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <data_segments/ctr/M_ctr_q_3> <array_led_controller/led5/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <data_segments/ctr/M_ctr_q_4> <array_led_controller/led5/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <data_segments/ctr/M_ctr_q_5> <array_led_controller/led5/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <data_segments/ctr/M_ctr_q_6> <array_led_controller/led5/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <data_segments/ctr/M_ctr_q_7> <array_led_controller/led5/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <data_segments/ctr/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <numbers/ctr/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <data_segments/ctr/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <game/M_solveArray_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game/M_solveArray_q_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 47.
FlipFlop M_state_q_FSM_FFd1 has been replicated 3 time(s)
FlipFlop M_state_q_FSM_FFd2 has been replicated 3 time(s)
FlipFlop M_state_q_FSM_FFd3 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 287
 Flip-Flops                                            : 287

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2747
#      GND                         : 16
#      INV                         : 171
#      LUT1                        : 51
#      LUT2                        : 192
#      LUT3                        : 129
#      LUT4                        : 339
#      LUT5                        : 444
#      LUT6                        : 592
#      MUXCY                       : 437
#      MUXF7                       : 22
#      VCC                         : 12
#      XORCY                       : 342
# FlipFlops/Latches                : 287
#      FD                          : 14
#      FDE                         : 175
#      FDR                         : 77
#      FDRE                        : 17
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 61
#      IBUF                        : 8
#      OBUF                        : 53
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             287  out of  11440     2%  
 Number of Slice LUTs:                 1918  out of   5720    33%  
    Number used as Logic:              1918  out of   5720    33%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2087
   Number with an unused Flip Flop:    1800  out of   2087    86%  
   Number with an unused LUT:           169  out of   2087     8%  
   Number of fully used LUT-FF pairs:   118  out of   2087     5%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                          63
 Number of bonded IOBs:                  62  out of    102    60%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 287   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 48.100ns (Maximum Frequency: 20.790MHz)
   Minimum input arrival time before clock: 9.983ns
   Maximum output required time after clock: 22.231ns
   Maximum combinational path delay: 5.183ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 48.100ns (frequency: 20.790MHz)
  Total number of paths / destination ports: 6621618762741653500 / 565
-------------------------------------------------------------------------
Delay:               48.100ns (Levels of Logic = 103)
  Source:            M_state_q_FSM_FFd1_1 (FF)
  Destination:       M_problem_solvable_q (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_state_q_FSM_FFd1_1 to M_problem_solvable_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.220  M_state_q_FSM_FFd1_1 (M_state_q_FSM_FFd1_1)
     LUT4:I0->O            7   0.254   1.138  M_state_q_M_state_q<1>1 (M_state_q<1>)
     LUT6:I3->O            1   0.235   0.682  Mmux_M_alu_b23_2 (Mmux_M_alu_b23)
     begin scope: 'alu:Mmux_M_alu_b23'
     begin scope: 'alu/a[15]_b[15]_div_3:Mmux_M_alu_b23'
     LUT2:I1->O            1   0.254   0.000  Mcompar_o<12>_lut<0>1 (Mcompar_o<12>_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<12>_cy<0> (Mcompar_o<12>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O          19   0.023   1.261  Mcompar_o<12>_cy<4> (o<12>)
     LUT3:I2->O            7   0.254   1.138  Mmux_a[0]_GND_4_o_MUX_300_o141 (a[13]_GND_4_o_MUX_287_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          22   0.023   1.334  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I5->O            6   0.254   1.152  Mmux_a[0]_GND_4_o_MUX_354_o141 (a[13]_GND_4_o_MUX_341_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<10>_lutdi1 (Mcompar_o<10>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<10>_cy<1> (Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          28   0.023   1.453  Mcompar_o<10>_cy<4> (o<10>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[0]_GND_4_o_MUX_406_o131 (a[12]_GND_4_o_MUX_394_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi1 (Mcompar_o<9>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          31   0.023   1.503  Mcompar_o<9>_cy<5> (o<9>)
     LUT6:I5->O            7   0.254   1.186  Mmux_a[0]_GND_4_o_MUX_456_o121 (a[11]_GND_4_o_MUX_445_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<8>_lutdi1 (Mcompar_o<8>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          38   0.023   1.620  Mcompar_o<8>_cy<5> (o<8>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[0]_GND_4_o_MUX_504_o111 (a[10]_GND_4_o_MUX_494_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi1 (Mcompar_o<7>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<1> (Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          39   0.023   1.637  Mcompar_o<7>_cy<5> (o<7>)
     LUT6:I5->O            7   0.254   1.186  Mmux_a[0]_GND_4_o_MUX_550_o1151 (a[9]_GND_4_o_MUX_541_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<6>_lutdi1 (Mcompar_o<6>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          48   0.023   1.788  Mcompar_o<6>_cy<5> (o<6>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[0]_GND_4_o_MUX_594_o1141 (a[8]_GND_4_o_MUX_586_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi1 (Mcompar_o<5>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          47   0.023   1.771  Mcompar_o<5>_cy<6> (o<5>)
     LUT6:I5->O            7   0.254   1.186  Mmux_a[0]_GND_4_o_MUX_636_o1131 (a[7]_GND_4_o_MUX_629_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<4>_lutdi1 (Mcompar_o<4>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          58   0.023   1.883  Mcompar_o<4>_cy<6> (o<4>)
     LUT6:I5->O            6   0.254   1.152  Mmux_a[0]_GND_4_o_MUX_676_o1121 (a[6]_GND_4_o_MUX_670_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi1 (Mcompar_o<3>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     MUXCY:CI->O          63   0.023   1.922  Mcompar_o<3>_cy<6> (o<3>)
     LUT6:I5->O            4   0.254   1.080  Mmux_a[0]_GND_4_o_MUX_714_o1111 (a[5]_GND_4_o_MUX_709_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<2>_lutdi1 (Mcompar_o<2>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          42   0.023   1.687  Mcompar_o<2>_cy<7> (o<2>)
     LUT6:I5->O            4   0.254   1.080  Mmux_a[0]_GND_4_o_MUX_750_o1101 (a[4]_GND_4_o_MUX_746_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi1 (Mcompar_o<1>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     MUXCY:CI->O          16   0.023   1.182  Mcompar_o<1>_cy<7> (o<1>)
     LUT3:I2->O            2   0.254   1.002  Mmux_n095081 (n0950<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi (Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<0> (Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           4   0.235   0.804  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'alu/a[15]_b[15]_div_3:o<0>'
     end scope: 'alu:a[15]_b[15]_div_3_OUT<0>'
     LUT6:I5->O            1   0.254   0.000  M_first_ball_solvable_q_glue_set (M_first_ball_solvable_q_glue_set)
     FDRE:D                    0.074          M_first_ball_solvable_q
    ----------------------------------------
    Total                     48.100ns (11.701ns logic, 36.399ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2171 / 240
-------------------------------------------------------------------------
Offset:              9.983ns (Levels of Logic = 11)
  Source:            user_buttons<2> (PAD)
  Destination:       game/M_solveArray_q_47 (FF)
  Destination Clock: clk rising

  Data Path: user_buttons<2> to game/M_solveArray_q_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   0.949  user_buttons_2_IBUF (led_2_OBUF)
     begin scope: 'button3:in'
     LUT3:I1->O            6   0.250   1.306  Mmux_M_rise_in11 (M_rise_in)
     end scope: 'button3:M_rise_in'
     LUT6:I1->O           22   0.254   1.333  Mmux_eliminatePosition1 (eliminatePosition<0>)
     begin scope: 'game:eliminatePosition<0>'
     MUXCY:DI->O           1   0.181   0.000  Maddsub_n0734_Madd1_cy<3> (Maddsub_n0734_Madd1_cy<3>)
     MUXCY:CI->O           0   0.023   0.000  Maddsub_n0734_Madd1_cy<4> (Maddsub_n0734_Madd1_cy<4>)
     XORCY:CI->O          18   0.206   1.235  Maddsub_n0734_Madd1_xor<5> (Maddsub_n0734_5)
     LUT2:I1->O            5   0.254   0.949  Mmux_M_solveArray_d43211 (Mmux_M_solveArray_d4321)
     LUT6:I4->O            1   0.250   1.137  Mmux_M_solveArray_d421 (Mmux_M_solveArray_d42)
     LUT6:I0->O            1   0.254   0.000  Mmux_M_solveArray_d425 (M_solveArray_d<47>)
     FDR:D                     0.074          M_solveArray_q_47
    ----------------------------------------
    Total                      9.983ns (3.074ns logic, 6.909ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2967967 / 44
-------------------------------------------------------------------------
Offset:              22.231ns (Levels of Logic = 19)
  Source:            M_state_q_FSM_FFd3 (FF)
  Destination:       array_led<15> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd3 to array_led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             91   0.525   2.594  M_state_q_FSM_FFd3 (M_state_q_FSM_FFd3)
     begin scope: 'array_led_controller:M_state_q_FSM_FFd3'
     LUT6:I0->O            1   0.254   0.000  Maddsub_n0056_Madd1_lut<3> (Maddsub_n0056_Madd1_lut<3>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_n0056_Madd1_cy<3> (Maddsub_n0056_Madd1_cy<3>)
     MUXCY:CI->O           0   0.023   0.000  Maddsub_n0056_Madd1_cy<4> (Maddsub_n0056_Madd1_cy<4>)
     XORCY:CI->O          27   0.206   1.712  Maddsub_n0056_Madd1_xor<5> (Maddsub_n0056_6)
     LUT4:I0->O           11   0.254   1.147  Sh44831 (n0032<94>)
     begin scope: 'array_led_controller/led5:color<22>'
     begin scope: 'array_led_controller/led5/color[23]_PWR_26_o_div_0:a<6>'
     LUT4:I2->O            7   0.250   1.365  Mmux_a[0]_a[7]_MUX_3789_o151 (Madd_a[7]_GND_24_o_add_11_OUT[7:0]_Madd_lut<5>)
     LUT6:I0->O            2   0.254   0.726  Madd_a[7]_GND_24_o_add_11_OUT[7:0]_Madd_cy<5>11 (Madd_a[7]_GND_24_o_add_11_OUT[7:0]_Madd_cy<5>)
     LUT6:I5->O            6   0.254   1.331  Mmux_n026371 (n0263<6>)
     LUT6:I0->O            4   0.254   1.080  o<2>11 (o<2>)
     LUT5:I1->O            2   0.254   1.156  Mmux_n026781 (n0267<7>)
     LUT6:I1->O            4   0.254   1.259  o<1>1 (o<1>)
     end scope: 'array_led_controller/led5/color[23]_PWR_26_o_div_0:o<1>'
     end scope: 'array_led_controller/led5:colors<17>'
     LUT6:I0->O            1   0.254   0.790  M_led5_rgb_pulse<0>1 (M_led5_rgb_pulse<0>)
     LUT6:I4->O            1   0.250   0.682  M_led5_rgb_pulse<0>4 (M_led5_rgb_pulse<0>3)
     LUT6:I5->O            1   0.254   0.790  M_led5_rgb_pulse<0>5 (M_led5_rgb_pulse<0>1)
     LUT6:I4->O            1   0.250   0.681  M_led5_rgb_pulse<0>2 (led_pulse<15>)
     end scope: 'array_led_controller:led_pulse<15>'
     OBUF:I->O                 2.912          array_led_15_OBUF (array_led<15>)
    ----------------------------------------
    Total                     22.231ns (6.917ns logic, 15.314ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               5.183ns (Levels of Logic = 2)
  Source:            user_buttons<1> (PAD)
  Destination:       led<1> (PAD)

  Data Path: user_buttons<1> to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.943  user_buttons_1_IBUF (led_1_OBUF)
     OBUF:I->O                 2.912          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      5.183ns (4.240ns logic, 0.943ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   48.100|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.48 secs
 
--> 

Total memory usage is 279652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :   28 (   0 filtered)

