--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X44Y81.D    SLICE_X44Y81.D6  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------
Slack: 8.451ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.549ns (645.578MHz) (Tpllper_CLKIN)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 82249485 paths analyzed, 3434 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.968ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y17.WEAU0), 405051 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.687ns (Levels of Logic = 11)
  Clock Path Skew:      -0.138ns (1.398 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAU0      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.687ns (4.120ns logic, 15.567ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.605ns (Levels of Logic = 11)
  Clock Path Skew:      -0.138ns (1.398 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X17Y98.A1         net (fanout=227)      3.261   CPU/Instruction<21>
    SLICE_X17Y98.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_31_19
                                                          CPU/the_datapath/the_regfile/mux8_9
    SLICE_X16Y96.C1         net (fanout=1)        0.882   CPU/the_datapath/the_regfile/mux8_9
    SLICE_X16Y96.CMUX       Tilo                  0.376   CPU/the_datapath/the_regfile/mux8_92
                                                          CPU/the_datapath/the_regfile/mux8_3
                                                          CPU/the_datapath/the_regfile/mux8_2_f7
    SLICE_X41Y80.C2         net (fanout=2)        2.104   CPU/the_datapath/rd1<17>
    SLICE_X41Y80.C          Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                          CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X43Y83.D4         net (fanout=9)        0.995   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAU0      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.605ns (4.120ns logic, 15.485ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.708ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (1.398 - 1.407)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y16.DOBDOL0    Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X47Y71.A4         net (fanout=3)        2.087   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X47Y71.A          Tilo                  0.094   N251
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X28Y108.D4        net (fanout=65)       3.756   CPU/Instruction<24>
    SLICE_X28Y108.CMUX      Topdc                 0.374   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_4
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAU0      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.708ns (4.034ns logic, 15.674ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y17.WEAU1), 405051 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.687ns (Levels of Logic = 11)
  Clock Path Skew:      -0.138ns (1.398 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAU1      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.687ns (4.120ns logic, 15.567ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.605ns (Levels of Logic = 11)
  Clock Path Skew:      -0.138ns (1.398 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X17Y98.A1         net (fanout=227)      3.261   CPU/Instruction<21>
    SLICE_X17Y98.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_31_19
                                                          CPU/the_datapath/the_regfile/mux8_9
    SLICE_X16Y96.C1         net (fanout=1)        0.882   CPU/the_datapath/the_regfile/mux8_9
    SLICE_X16Y96.CMUX       Tilo                  0.376   CPU/the_datapath/the_regfile/mux8_92
                                                          CPU/the_datapath/the_regfile/mux8_3
                                                          CPU/the_datapath/the_regfile/mux8_2_f7
    SLICE_X41Y80.C2         net (fanout=2)        2.104   CPU/the_datapath/rd1<17>
    SLICE_X41Y80.C          Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                          CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X43Y83.D4         net (fanout=9)        0.995   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAU1      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.605ns (4.120ns logic, 15.485ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.708ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (1.398 - 1.407)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y16.DOBDOL0    Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X47Y71.A4         net (fanout=3)        2.087   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X47Y71.A          Tilo                  0.094   N251
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X28Y108.D4        net (fanout=65)       3.756   CPU/Instruction<24>
    SLICE_X28Y108.CMUX      Topdc                 0.374   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_4
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAU1      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.708ns (4.034ns logic, 15.674ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y17.WEAL0), 405051 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.687ns (Levels of Logic = 11)
  Clock Path Skew:      -0.129ns (1.407 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAL0      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.687ns (4.120ns logic, 15.567ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.605ns (Levels of Logic = 11)
  Clock Path Skew:      -0.129ns (1.407 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X17Y98.A1         net (fanout=227)      3.261   CPU/Instruction<21>
    SLICE_X17Y98.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_31_19
                                                          CPU/the_datapath/the_regfile/mux8_9
    SLICE_X16Y96.C1         net (fanout=1)        0.882   CPU/the_datapath/the_regfile/mux8_9
    SLICE_X16Y96.CMUX       Tilo                  0.376   CPU/the_datapath/the_regfile/mux8_92
                                                          CPU/the_datapath/the_regfile/mux8_3
                                                          CPU/the_datapath/the_regfile/mux8_2_f7
    SLICE_X41Y80.C2         net (fanout=2)        2.104   CPU/the_datapath/rd1<17>
    SLICE_X41Y80.C          Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                          CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X43Y83.D4         net (fanout=9)        0.995   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAL0      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.605ns (4.120ns logic, 15.485ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.708ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y16.DOBDOL0    Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X47Y71.A4         net (fanout=3)        2.087   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X47Y71.A          Tilo                  0.094   N251
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X28Y108.D4        net (fanout=65)       3.756   CPU/Instruction<24>
    SLICE_X28Y108.CMUX      Topdc                 0.374   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_4
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAL0      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.708ns (4.034ns logic, 15.674ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y17.WEAL1), 405051 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.687ns (Levels of Logic = 11)
  Clock Path Skew:      -0.129ns (1.407 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAL1      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.687ns (4.120ns logic, 15.567ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.605ns (Levels of Logic = 11)
  Clock Path Skew:      -0.129ns (1.407 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X17Y98.A1         net (fanout=227)      3.261   CPU/Instruction<21>
    SLICE_X17Y98.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_31_19
                                                          CPU/the_datapath/the_regfile/mux8_9
    SLICE_X16Y96.C1         net (fanout=1)        0.882   CPU/the_datapath/the_regfile/mux8_9
    SLICE_X16Y96.CMUX       Tilo                  0.376   CPU/the_datapath/the_regfile/mux8_92
                                                          CPU/the_datapath/the_regfile/mux8_3
                                                          CPU/the_datapath/the_regfile/mux8_2_f7
    SLICE_X41Y80.C2         net (fanout=2)        2.104   CPU/the_datapath/rd1<17>
    SLICE_X41Y80.C          Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                          CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X43Y83.D4         net (fanout=9)        0.995   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAL1      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.605ns (4.120ns logic, 15.485ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.708ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y16.DOBDOL0    Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X47Y71.A4         net (fanout=3)        2.087   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X47Y71.A          Tilo                  0.094   N251
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X28Y108.D4        net (fanout=65)       3.756   CPU/Instruction<24>
    SLICE_X28Y108.CMUX      Topdc                 0.374   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_4
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.B4         net (fanout=22)       1.077   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<28>361
    SLICE_X42Y85.D2         net (fanout=4)        0.947   CPU/Address<28>
    SLICE_X42Y85.D          Tilo                  0.094   CPU/the_controller/N87
                                                          CPU/the_controller/DMByteSel<0>31
    SLICE_X26Y85.B2         net (fanout=4)        1.825   CPU/the_controller/N87
    SLICE_X26Y85.B          Tilo                  0.094   CPU/DMByteSel<3>
                                                          CPU/the_controller/DMByteSel<3>1
    RAMB36_X1Y17.WEAL1      net (fanout=8)        0.842   CPU/DMByteSel<3>
    RAMB36_X1Y17.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        19.708ns (4.034ns logic, 15.674ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y16.WEAU0), 408469 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.483ns (Levels of Logic = 11)
  Clock Path Skew:      -0.227ns (1.309 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.C2         net (fanout=22)       1.321   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<29>361
    SLICE_X43Y80.D3         net (fanout=2)        0.598   CPU/Address<29>
    SLICE_X43Y80.D          Tilo                  0.094   CPU/the_controller/N88
                                                          CPU/the_controller/IMByteSel<0>11
    SLICE_X71Y81.A1         net (fanout=4)        2.009   CPU/the_controller/N88
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAU0      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.483ns (4.120ns logic, 15.363ns route)
                                                          (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.483ns (Levels of Logic = 9)
  Clock Path Skew:      -0.227ns (1.309 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X48Y78.C5         net (fanout=62)       1.279   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X48Y78.C          Tilo                  0.094   CPU/the_datapath/the_ALU/O<20>258
                                                          CPU/the_datapath/the_ALU/O<4>210
    SLICE_X42Y76.D2         net (fanout=9)        1.482   CPU/the_datapath/the_ALU/N43
    SLICE_X42Y76.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<1>
                                                          CPU/the_datapath/the_ALU/O<1>174
    SLICE_X71Y81.A2         net (fanout=37)       2.945   CPU/Address<1>
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAU0      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.483ns (3.932ns logic, 15.551ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.422ns (Levels of Logic = 9)
  Clock Path Skew:      -0.227ns (1.309 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X30Y103.A6        net (fanout=227)      3.560   CPU/Instruction<21>
    SLICE_X30Y103.A         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_27
                                                          CPU/the_datapath/the_regfile/mux18_9
    SLICE_X27Y103.C1        net (fanout=1)        1.100   CPU/the_datapath/the_regfile/mux18_9
    SLICE_X27Y103.CMUX      Tilo                  0.392   CPU/the_datapath/the_regfile/mux18_92
                                                          CPU/the_datapath/the_regfile/mux18_3
                                                          CPU/the_datapath/the_regfile/mux18_2_f7
    SLICE_X37Y84.D2         net (fanout=2)        1.881   CPU/the_datapath/rd1<26>
    SLICE_X37Y84.D          Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<26>
                                                          CPU/the_datapath/ALU_SrcA_Reg<26>1
    SLICE_X35Y83.C4         net (fanout=9)        0.521   CPU/the_datapath/ALU_SrcA_Reg<26>
    SLICE_X35Y83.C          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<27>
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X42Y83.A2         net (fanout=3)        1.106   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X42Y83.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>315
                                                          CPU/the_datapath/the_ALU/O<0>37
    SLICE_X48Y73.A6         net (fanout=30)       1.196   CPU/the_datapath/the_ALU/N50
    SLICE_X48Y73.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<1>110
                                                          CPU/the_datapath/the_ALU/O<1>110
    SLICE_X42Y76.D1         net (fanout=1)        1.385   CPU/the_datapath/the_ALU/O<1>110
    SLICE_X42Y76.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<1>
                                                          CPU/the_datapath/the_ALU/O<1>174
    SLICE_X71Y81.A2         net (fanout=37)       2.945   CPU/Address<1>
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAU0      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.422ns (3.948ns logic, 15.474ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y16.WEAU1), 408469 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.483ns (Levels of Logic = 11)
  Clock Path Skew:      -0.227ns (1.309 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.C2         net (fanout=22)       1.321   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<29>361
    SLICE_X43Y80.D3         net (fanout=2)        0.598   CPU/Address<29>
    SLICE_X43Y80.D          Tilo                  0.094   CPU/the_controller/N88
                                                          CPU/the_controller/IMByteSel<0>11
    SLICE_X71Y81.A1         net (fanout=4)        2.009   CPU/the_controller/N88
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAU1      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.483ns (4.120ns logic, 15.363ns route)
                                                          (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.483ns (Levels of Logic = 9)
  Clock Path Skew:      -0.227ns (1.309 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X48Y78.C5         net (fanout=62)       1.279   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X48Y78.C          Tilo                  0.094   CPU/the_datapath/the_ALU/O<20>258
                                                          CPU/the_datapath/the_ALU/O<4>210
    SLICE_X42Y76.D2         net (fanout=9)        1.482   CPU/the_datapath/the_ALU/N43
    SLICE_X42Y76.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<1>
                                                          CPU/the_datapath/the_ALU/O<1>174
    SLICE_X71Y81.A2         net (fanout=37)       2.945   CPU/Address<1>
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAU1      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.483ns (3.932ns logic, 15.551ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.422ns (Levels of Logic = 9)
  Clock Path Skew:      -0.227ns (1.309 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X30Y103.A6        net (fanout=227)      3.560   CPU/Instruction<21>
    SLICE_X30Y103.A         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_27
                                                          CPU/the_datapath/the_regfile/mux18_9
    SLICE_X27Y103.C1        net (fanout=1)        1.100   CPU/the_datapath/the_regfile/mux18_9
    SLICE_X27Y103.CMUX      Tilo                  0.392   CPU/the_datapath/the_regfile/mux18_92
                                                          CPU/the_datapath/the_regfile/mux18_3
                                                          CPU/the_datapath/the_regfile/mux18_2_f7
    SLICE_X37Y84.D2         net (fanout=2)        1.881   CPU/the_datapath/rd1<26>
    SLICE_X37Y84.D          Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<26>
                                                          CPU/the_datapath/ALU_SrcA_Reg<26>1
    SLICE_X35Y83.C4         net (fanout=9)        0.521   CPU/the_datapath/ALU_SrcA_Reg<26>
    SLICE_X35Y83.C          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<27>
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X42Y83.A2         net (fanout=3)        1.106   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X42Y83.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>315
                                                          CPU/the_datapath/the_ALU/O<0>37
    SLICE_X48Y73.A6         net (fanout=30)       1.196   CPU/the_datapath/the_ALU/N50
    SLICE_X48Y73.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<1>110
                                                          CPU/the_datapath/the_ALU/O<1>110
    SLICE_X42Y76.D1         net (fanout=1)        1.385   CPU/the_datapath/the_ALU/O<1>110
    SLICE_X42Y76.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<1>
                                                          CPU/the_datapath/the_ALU/O<1>174
    SLICE_X71Y81.A2         net (fanout=37)       2.945   CPU/Address<1>
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAU1      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.422ns (3.948ns logic, 15.474ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y16.WEAL0), 408469 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.483ns (Levels of Logic = 11)
  Clock Path Skew:      -0.223ns (1.313 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.C2         net (fanout=22)       1.321   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<29>361
    SLICE_X43Y80.D3         net (fanout=2)        0.598   CPU/Address<29>
    SLICE_X43Y80.D          Tilo                  0.094   CPU/the_controller/N88
                                                          CPU/the_controller/IMByteSel<0>11
    SLICE_X71Y81.A1         net (fanout=4)        2.009   CPU/the_controller/N88
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAL0      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.483ns (4.120ns logic, 15.363ns route)
                                                          (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.483ns (Levels of Logic = 9)
  Clock Path Skew:      -0.223ns (1.313 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X48Y78.C5         net (fanout=62)       1.279   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X48Y78.C          Tilo                  0.094   CPU/the_datapath/the_ALU/O<20>258
                                                          CPU/the_datapath/the_ALU/O<4>210
    SLICE_X42Y76.D2         net (fanout=9)        1.482   CPU/the_datapath/the_ALU/N43
    SLICE_X42Y76.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<1>
                                                          CPU/the_datapath/the_ALU/O<1>174
    SLICE_X71Y81.A2         net (fanout=37)       2.945   CPU/Address<1>
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAL0      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.483ns (3.932ns logic, 15.551ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.422ns (Levels of Logic = 9)
  Clock Path Skew:      -0.223ns (1.313 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X30Y103.A6        net (fanout=227)      3.560   CPU/Instruction<21>
    SLICE_X30Y103.A         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_27
                                                          CPU/the_datapath/the_regfile/mux18_9
    SLICE_X27Y103.C1        net (fanout=1)        1.100   CPU/the_datapath/the_regfile/mux18_9
    SLICE_X27Y103.CMUX      Tilo                  0.392   CPU/the_datapath/the_regfile/mux18_92
                                                          CPU/the_datapath/the_regfile/mux18_3
                                                          CPU/the_datapath/the_regfile/mux18_2_f7
    SLICE_X37Y84.D2         net (fanout=2)        1.881   CPU/the_datapath/rd1<26>
    SLICE_X37Y84.D          Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<26>
                                                          CPU/the_datapath/ALU_SrcA_Reg<26>1
    SLICE_X35Y83.C4         net (fanout=9)        0.521   CPU/the_datapath/ALU_SrcA_Reg<26>
    SLICE_X35Y83.C          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<27>
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X42Y83.A2         net (fanout=3)        1.106   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X42Y83.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>315
                                                          CPU/the_datapath/the_ALU/O<0>37
    SLICE_X48Y73.A6         net (fanout=30)       1.196   CPU/the_datapath/the_ALU/N50
    SLICE_X48Y73.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<1>110
                                                          CPU/the_datapath/the_ALU/O<1>110
    SLICE_X42Y76.D1         net (fanout=1)        1.385   CPU/the_datapath/the_ALU/O<1>110
    SLICE_X42Y76.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<1>
                                                          CPU/the_datapath/the_ALU/O<1>174
    SLICE_X71Y81.A2         net (fanout=37)       2.945   CPU/Address<1>
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAL0      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.422ns (3.948ns logic, 15.474ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y16.WEAL1), 408469 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.483ns (Levels of Logic = 11)
  Clock Path Skew:      -0.223ns (1.313 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X44Y81.D5         net (fanout=62)       0.607   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X44Y81.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_shift0002<31>
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X42Y78.A2         net (fanout=10)       0.983   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X42Y78.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>250
    SLICE_X43Y82.C2         net (fanout=22)       1.321   CPU/the_datapath/the_ALU/N7
    SLICE_X43Y82.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<29>361
    SLICE_X43Y80.D3         net (fanout=2)        0.598   CPU/Address<29>
    SLICE_X43Y80.D          Tilo                  0.094   CPU/the_controller/N88
                                                          CPU/the_controller/IMByteSel<0>11
    SLICE_X71Y81.A1         net (fanout=4)        2.009   CPU/the_controller/N88
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAL1      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.483ns (4.120ns logic, 15.363ns route)
                                                          (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.483ns (Levels of Logic = 9)
  Clock Path Skew:      -0.223ns (1.313 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X28Y106.C2        net (fanout=227)      3.724   CPU/Instruction<21>
    SLICE_X28Y106.C         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_13_27
                                                          CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.C2        net (fanout=1)        0.791   CPU/the_datapath/the_regfile/mux19_9
    SLICE_X28Y108.CMUX      Tilo                  0.376   CPU/the_datapath/the_regfile/mux19_10
                                                          CPU/the_datapath/the_regfile/mux19_3
                                                          CPU/the_datapath/the_regfile/mux19_2_f7
    SLICE_X36Y84.A3         net (fanout=2)        2.016   CPU/the_datapath/rd1<27>
    SLICE_X36Y84.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<15>232
                                                          CPU/the_datapath/ALU_SrcA_Reg<27>1
    SLICE_X43Y83.D5         net (fanout=9)        0.793   CPU/the_datapath/ALU_SrcA_Reg<27>
    SLICE_X43Y83.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C3         net (fanout=3)        0.741   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X43Y83.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<31>
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X48Y78.C5         net (fanout=62)       1.279   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X48Y78.C          Tilo                  0.094   CPU/the_datapath/the_ALU/O<20>258
                                                          CPU/the_datapath/the_ALU/O<4>210
    SLICE_X42Y76.D2         net (fanout=9)        1.482   CPU/the_datapath/the_ALU/N43
    SLICE_X42Y76.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<1>
                                                          CPU/the_datapath/the_ALU/O<1>174
    SLICE_X71Y81.A2         net (fanout=37)       2.945   CPU/Address<1>
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAL1      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.483ns (3.932ns logic, 15.551ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.422ns (Levels of Logic = 9)
  Clock Path Skew:      -0.223ns (1.313 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X26Y71.A2         net (fanout=33)       1.221   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X26Y71.A          Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X30Y103.A6        net (fanout=227)      3.560   CPU/Instruction<21>
    SLICE_X30Y103.A         Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_12_27
                                                          CPU/the_datapath/the_regfile/mux18_9
    SLICE_X27Y103.C1        net (fanout=1)        1.100   CPU/the_datapath/the_regfile/mux18_9
    SLICE_X27Y103.CMUX      Tilo                  0.392   CPU/the_datapath/the_regfile/mux18_92
                                                          CPU/the_datapath/the_regfile/mux18_3
                                                          CPU/the_datapath/the_regfile/mux18_2_f7
    SLICE_X37Y84.D2         net (fanout=2)        1.881   CPU/the_datapath/rd1<26>
    SLICE_X37Y84.D          Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<26>
                                                          CPU/the_datapath/ALU_SrcA_Reg<26>1
    SLICE_X35Y83.C4         net (fanout=9)        0.521   CPU/the_datapath/ALU_SrcA_Reg<26>
    SLICE_X35Y83.C          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<27>
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X42Y83.A2         net (fanout=3)        1.106   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X42Y83.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>315
                                                          CPU/the_datapath/the_ALU/O<0>37
    SLICE_X48Y73.A6         net (fanout=30)       1.196   CPU/the_datapath/the_ALU/N50
    SLICE_X48Y73.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<1>110
                                                          CPU/the_datapath/the_ALU/O<1>110
    SLICE_X42Y76.D1         net (fanout=1)        1.385   CPU/the_datapath/the_ALU/O<1>110
    SLICE_X42Y76.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<1>
                                                          CPU/the_datapath/the_ALU/O<1>174
    SLICE_X71Y81.A2         net (fanout=37)       2.945   CPU/Address<1>
    SLICE_X71Y81.A          Tilo                  0.094   CPU/IMByteSel<3>
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X2Y16.WEAL1      net (fanout=8)        0.559   CPU/IMByteSel<3>
    RAMB36_X2Y16.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.422ns (3.948ns logic, 15.474ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y14.ADDRAL11), 92497 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.449ns (Levels of Logic = 8)
  Clock Path Skew:      -0.246ns (1.290 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOL0    Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X46Y102.A3        net (fanout=35)       4.447   CPU/the_datapath/IMEM_Dout_IF<16>
    SLICE_X46Y102.A         Tilo                  0.094   CPU/the_datapath/the_regfile/mux55_82
                                                          CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.D6        net (fanout=1)        0.870   CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.CMUX      Topdc                 0.389   CPU/the_datapath/the_regfile/mux56_92
                                                          CPU/the_datapath/the_regfile/mux56_4
                                                          CPU/the_datapath/the_regfile/mux56_2_f7
    SLICE_X45Y84.C6         net (fanout=3)        2.131   CPU/the_datapath/rd2<31>
    SLICE_X45Y84.C          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh29
                                                          CPU/the_datapath/ALU_SrcB_Reg<31>1
    SLICE_X55Y80.A3         net (fanout=40)       1.801   CPU/the_datapath/ALU_SrcB_Reg<31>
    SLICE_X55Y80.A          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh222
                                                          CPU/the_datapath/the_ALU/Sh2221
    SLICE_X54Y81.B4         net (fanout=4)        0.544   CPU/the_datapath/the_ALU/Sh222
    SLICE_X54Y81.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh250
                                                          CPU/the_datapath/the_ALU/Sh2501
    SLICE_X48Y74.B1         net (fanout=2)        1.471   CPU/the_datapath/the_ALU/Sh250
    SLICE_X48Y74.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O<10>143
                                                          CPU/the_datapath/the_ALU/O<10>143
    SLICE_X49Y73.A3         net (fanout=2)        0.572   CPU/the_datapath/the_ALU/O<10>143
    SLICE_X49Y73.A          Tilo                  0.094   CPU/Instruction<2>
                                                          CPU/the_datapath/the_ALU/O<10>126_SW0
    SLICE_X36Y73.D1         net (fanout=1)        1.535   N185
    SLICE_X36Y73.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<10>
                                                          CPU/the_datapath/the_ALU/O<10>251
    RAMB36_X2Y14.ADDRAL11   net (fanout=17)       2.494   CPU/Address<10>
    RAMB36_X2Y14.CLKARDCLKL Trcck_ADDRA           0.347   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.449ns (3.584ns logic, 15.865ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.439ns (Levels of Logic = 8)
  Clock Path Skew:      -0.242ns (1.290 - 1.532)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOL0    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X46Y102.A3        net (fanout=35)       4.447   CPU/the_datapath/IMEM_Dout_IF<16>
    SLICE_X46Y102.A         Tilo                  0.094   CPU/the_datapath/the_regfile/mux55_82
                                                          CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.D6        net (fanout=1)        0.870   CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.CMUX      Topdc                 0.389   CPU/the_datapath/the_regfile/mux56_92
                                                          CPU/the_datapath/the_regfile/mux56_4
                                                          CPU/the_datapath/the_regfile/mux56_2_f7
    SLICE_X45Y84.C6         net (fanout=3)        2.131   CPU/the_datapath/rd2<31>
    SLICE_X45Y84.C          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh29
                                                          CPU/the_datapath/ALU_SrcB_Reg<31>1
    SLICE_X55Y80.A3         net (fanout=40)       1.801   CPU/the_datapath/ALU_SrcB_Reg<31>
    SLICE_X55Y80.A          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh222
                                                          CPU/the_datapath/the_ALU/Sh2221
    SLICE_X54Y81.B4         net (fanout=4)        0.544   CPU/the_datapath/the_ALU/Sh222
    SLICE_X54Y81.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh250
                                                          CPU/the_datapath/the_ALU/Sh2501
    SLICE_X48Y74.B1         net (fanout=2)        1.471   CPU/the_datapath/the_ALU/Sh250
    SLICE_X48Y74.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O<10>143
                                                          CPU/the_datapath/the_ALU/O<10>143
    SLICE_X49Y73.A3         net (fanout=2)        0.572   CPU/the_datapath/the_ALU/O<10>143
    SLICE_X49Y73.A          Tilo                  0.094   CPU/Instruction<2>
                                                          CPU/the_datapath/the_ALU/O<10>126_SW0
    SLICE_X36Y73.D1         net (fanout=1)        1.535   N185
    SLICE_X36Y73.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<10>
                                                          CPU/the_datapath/the_ALU/O<10>251
    RAMB36_X2Y14.ADDRAL11   net (fanout=17)       2.494   CPU/Address<10>
    RAMB36_X2Y14.CLKARDCLKL Trcck_ADDRA           0.347   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.439ns (3.574ns logic, 15.865ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.397ns (Levels of Logic = 8)
  Clock Path Skew:      -0.246ns (1.290 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOL0    Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X46Y102.A3        net (fanout=35)       4.447   CPU/the_datapath/IMEM_Dout_IF<16>
    SLICE_X46Y102.A         Tilo                  0.094   CPU/the_datapath/the_regfile/mux55_82
                                                          CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.D6        net (fanout=1)        0.870   CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.CMUX      Topdc                 0.389   CPU/the_datapath/the_regfile/mux56_92
                                                          CPU/the_datapath/the_regfile/mux56_4
                                                          CPU/the_datapath/the_regfile/mux56_2_f7
    SLICE_X45Y84.C6         net (fanout=3)        2.131   CPU/the_datapath/rd2<31>
    SLICE_X45Y84.C          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh29
                                                          CPU/the_datapath/ALU_SrcB_Reg<31>1
    SLICE_X55Y80.A3         net (fanout=40)       1.801   CPU/the_datapath/ALU_SrcB_Reg<31>
    SLICE_X55Y80.A          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh222
                                                          CPU/the_datapath/the_ALU/Sh2221
    SLICE_X54Y81.B4         net (fanout=4)        0.544   CPU/the_datapath/the_ALU/Sh222
    SLICE_X54Y81.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh250
                                                          CPU/the_datapath/the_ALU/Sh2501
    SLICE_X48Y74.B1         net (fanout=2)        1.471   CPU/the_datapath/the_ALU/Sh250
    SLICE_X48Y74.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O<10>143
                                                          CPU/the_datapath/the_ALU/O<10>143
    SLICE_X48Y74.A5         net (fanout=2)        0.255   CPU/the_datapath/the_ALU/O<10>143
    SLICE_X48Y74.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<10>143
                                                          CPU/the_datapath/the_ALU/O<10>126_SW1
    SLICE_X36Y73.D3         net (fanout=1)        1.800   N186
    SLICE_X36Y73.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<10>
                                                          CPU/the_datapath/the_ALU/O<10>251
    RAMB36_X2Y14.ADDRAL11   net (fanout=17)       2.494   CPU/Address<10>
    RAMB36_X2Y14.CLKARDCLKL Trcck_ADDRA           0.347   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.397ns (3.584ns logic, 15.813ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y14.ADDRAU11), 92497 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.449ns (Levels of Logic = 8)
  Clock Path Skew:      -0.237ns (1.299 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOL0    Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X46Y102.A3        net (fanout=35)       4.447   CPU/the_datapath/IMEM_Dout_IF<16>
    SLICE_X46Y102.A         Tilo                  0.094   CPU/the_datapath/the_regfile/mux55_82
                                                          CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.D6        net (fanout=1)        0.870   CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.CMUX      Topdc                 0.389   CPU/the_datapath/the_regfile/mux56_92
                                                          CPU/the_datapath/the_regfile/mux56_4
                                                          CPU/the_datapath/the_regfile/mux56_2_f7
    SLICE_X45Y84.C6         net (fanout=3)        2.131   CPU/the_datapath/rd2<31>
    SLICE_X45Y84.C          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh29
                                                          CPU/the_datapath/ALU_SrcB_Reg<31>1
    SLICE_X55Y80.A3         net (fanout=40)       1.801   CPU/the_datapath/ALU_SrcB_Reg<31>
    SLICE_X55Y80.A          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh222
                                                          CPU/the_datapath/the_ALU/Sh2221
    SLICE_X54Y81.B4         net (fanout=4)        0.544   CPU/the_datapath/the_ALU/Sh222
    SLICE_X54Y81.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh250
                                                          CPU/the_datapath/the_ALU/Sh2501
    SLICE_X48Y74.B1         net (fanout=2)        1.471   CPU/the_datapath/the_ALU/Sh250
    SLICE_X48Y74.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O<10>143
                                                          CPU/the_datapath/the_ALU/O<10>143
    SLICE_X49Y73.A3         net (fanout=2)        0.572   CPU/the_datapath/the_ALU/O<10>143
    SLICE_X49Y73.A          Tilo                  0.094   CPU/Instruction<2>
                                                          CPU/the_datapath/the_ALU/O<10>126_SW0
    SLICE_X36Y73.D1         net (fanout=1)        1.535   N185
    SLICE_X36Y73.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<10>
                                                          CPU/the_datapath/the_ALU/O<10>251
    RAMB36_X2Y14.ADDRAU11   net (fanout=17)       2.494   CPU/Address<10>
    RAMB36_X2Y14.CLKARDCLKU Trcck_ADDRA           0.347   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.449ns (3.584ns logic, 15.865ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.439ns (Levels of Logic = 8)
  Clock Path Skew:      -0.233ns (1.299 - 1.532)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOL0    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X46Y102.A3        net (fanout=35)       4.447   CPU/the_datapath/IMEM_Dout_IF<16>
    SLICE_X46Y102.A         Tilo                  0.094   CPU/the_datapath/the_regfile/mux55_82
                                                          CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.D6        net (fanout=1)        0.870   CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.CMUX      Topdc                 0.389   CPU/the_datapath/the_regfile/mux56_92
                                                          CPU/the_datapath/the_regfile/mux56_4
                                                          CPU/the_datapath/the_regfile/mux56_2_f7
    SLICE_X45Y84.C6         net (fanout=3)        2.131   CPU/the_datapath/rd2<31>
    SLICE_X45Y84.C          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh29
                                                          CPU/the_datapath/ALU_SrcB_Reg<31>1
    SLICE_X55Y80.A3         net (fanout=40)       1.801   CPU/the_datapath/ALU_SrcB_Reg<31>
    SLICE_X55Y80.A          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh222
                                                          CPU/the_datapath/the_ALU/Sh2221
    SLICE_X54Y81.B4         net (fanout=4)        0.544   CPU/the_datapath/the_ALU/Sh222
    SLICE_X54Y81.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh250
                                                          CPU/the_datapath/the_ALU/Sh2501
    SLICE_X48Y74.B1         net (fanout=2)        1.471   CPU/the_datapath/the_ALU/Sh250
    SLICE_X48Y74.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O<10>143
                                                          CPU/the_datapath/the_ALU/O<10>143
    SLICE_X49Y73.A3         net (fanout=2)        0.572   CPU/the_datapath/the_ALU/O<10>143
    SLICE_X49Y73.A          Tilo                  0.094   CPU/Instruction<2>
                                                          CPU/the_datapath/the_ALU/O<10>126_SW0
    SLICE_X36Y73.D1         net (fanout=1)        1.535   N185
    SLICE_X36Y73.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<10>
                                                          CPU/the_datapath/the_ALU/O<10>251
    RAMB36_X2Y14.ADDRAU11   net (fanout=17)       2.494   CPU/Address<10>
    RAMB36_X2Y14.CLKARDCLKU Trcck_ADDRA           0.347   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.439ns (3.574ns logic, 15.865ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.397ns (Levels of Logic = 8)
  Clock Path Skew:      -0.237ns (1.299 - 1.536)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.DOBDOL0    Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X46Y102.A3        net (fanout=35)       4.447   CPU/the_datapath/IMEM_Dout_IF<16>
    SLICE_X46Y102.A         Tilo                  0.094   CPU/the_datapath/the_regfile/mux55_82
                                                          CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.D6        net (fanout=1)        0.870   CPU/the_datapath/the_regfile/mux56_82
    SLICE_X50Y104.CMUX      Topdc                 0.389   CPU/the_datapath/the_regfile/mux56_92
                                                          CPU/the_datapath/the_regfile/mux56_4
                                                          CPU/the_datapath/the_regfile/mux56_2_f7
    SLICE_X45Y84.C6         net (fanout=3)        2.131   CPU/the_datapath/rd2<31>
    SLICE_X45Y84.C          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh29
                                                          CPU/the_datapath/ALU_SrcB_Reg<31>1
    SLICE_X55Y80.A3         net (fanout=40)       1.801   CPU/the_datapath/ALU_SrcB_Reg<31>
    SLICE_X55Y80.A          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh222
                                                          CPU/the_datapath/the_ALU/Sh2221
    SLICE_X54Y81.B4         net (fanout=4)        0.544   CPU/the_datapath/the_ALU/Sh222
    SLICE_X54Y81.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh250
                                                          CPU/the_datapath/the_ALU/Sh2501
    SLICE_X48Y74.B1         net (fanout=2)        1.471   CPU/the_datapath/the_ALU/Sh250
    SLICE_X48Y74.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O<10>143
                                                          CPU/the_datapath/the_ALU/O<10>143
    SLICE_X48Y74.A5         net (fanout=2)        0.255   CPU/the_datapath/the_ALU/O<10>143
    SLICE_X48Y74.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O<10>143
                                                          CPU/the_datapath/the_ALU/O<10>126_SW1
    SLICE_X36Y73.D3         net (fanout=1)        1.800   N186
    SLICE_X36Y73.D          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<10>
                                                          CPU/the_datapath/the_ALU/O<10>251
    RAMB36_X2Y14.ADDRAU11   net (fanout=17)       2.494   CPU/Address<10>
    RAMB36_X2Y14.CLKARDCLKU Trcck_ADDRA           0.347   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        19.397ns (3.584ns logic, 15.813ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_20 (SLICE_X32Y81.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_20 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.154 - 0.145)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_20 to CPU/the_datapath/PC_IF_RA_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y80.BQ      Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<22>
                                                       CPU/the_datapath/the_PC/the_pc_20
    SLICE_X32Y81.AX      net (fanout=2)        0.298   CPU/the_datapath/the_PC/the_pc<20>
    SLICE_X32Y81.CLK     Tckdi       (-Th)     0.236   CPU/the_datapath/PC_IF_RA<23>
                                                       CPU/the_datapath/PC_IF_RA_20
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.178ns logic, 0.298ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uareceive/RXShift_1 (SLICE_X41Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_uart/uareceive/RXShift_2 (FF)
  Destination:          CPU/the_uart/uareceive/RXShift_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_uart/uareceive/RXShift_2 to CPU/the_uart/uareceive/RXShift_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y67.BQ      Tcko                  0.414   CPU/the_uart/uareceive/RXShift<4>
                                                       CPU/the_uart/uareceive/RXShift_2
    SLICE_X41Y67.AX      net (fanout=2)        0.288   CPU/the_uart/uareceive/RXShift<2>
    SLICE_X41Y67.CLK     Tckdi       (-Th)     0.229   CPU/the_uart/uareceive/RXShift<4>
                                                       CPU/the_uart/uareceive/RXShift_1
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.185ns logic, 0.288ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_13 (SLICE_X32Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_13 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.155 - 0.138)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_13 to CPU/the_datapath/PC_IF_RA_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y75.CQ      Tcko                  0.433   CPU/the_datapath/the_PC/the_pc<14>
                                                       CPU/the_datapath/the_PC/the_pc_13
    SLICE_X32Y78.BX      net (fanout=10)       0.308   CPU/the_datapath/the_PC/the_pc<13>
    SLICE_X32Y78.CLK     Tckdi       (-Th)     0.242   CPU/the_datapath/PC_IF_RA<15>
                                                       CPU/the_datapath/PC_IF_RA_13
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.191ns logic, 0.308ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uareceive/RXShift_5 (SLICE_X40Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_uart/uareceive/RXShift_6 (FF)
  Destination:          CPU/the_uart/uareceive/RXShift_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_uart/uareceive/RXShift_6 to CPU/the_uart/uareceive/RXShift_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.BQ      Tcko                  0.433   CPU/the_uart/uareceive/RXShift<7>
                                                       CPU/the_uart/uareceive/RXShift_6
    SLICE_X40Y63.AX      net (fanout=2)        0.289   CPU/the_uart/uareceive/RXShift<6>
    SLICE_X40Y63.CLK     Tckdi       (-Th)     0.236   CPU/the_uart/uareceive/RXShift<7>
                                                       CPU/the_uart/uareceive/RXShift_5
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.197ns logic, 0.289ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uareceive/RXShift_3 (SLICE_X41Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_uart/uareceive/RXShift_4 (FF)
  Destination:          CPU/the_uart/uareceive/RXShift_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_uart/uareceive/RXShift_4 to CPU/the_uart/uareceive/RXShift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y67.DQ      Tcko                  0.414   CPU/the_uart/uareceive/RXShift<4>
                                                       CPU/the_uart/uareceive/RXShift_4
    SLICE_X41Y67.CX      net (fanout=2)        0.294   CPU/the_uart/uareceive/RXShift<4>
    SLICE_X41Y67.CLK     Tckdi       (-Th)     0.218   CPU/the_uart/uareceive/RXShift<4>
                                                       CPU/the_uart/uareceive/RXShift_3
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.196ns logic, 0.294ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/txreg/Out_0 (SLICE_X45Y67.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_uart/uatransmit/BitCounter_2 (FF)
  Destination:          CPU/the_uart/txreg/Out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.135 - 0.121)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_uart/uatransmit/BitCounter_2 to CPU/the_uart/txreg/Out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y68.BQ      Tcko                  0.414   CPU/the_uart/uatransmit/BitCounter<2>
                                                       CPU/the_uart/uatransmit/BitCounter_2
    SLICE_X45Y67.A6      net (fanout=9)        0.289   CPU/the_uart/uatransmit/BitCounter<2>
    SLICE_X45Y67.CLK     Tah         (-Th)     0.197   CPU/the_uart/txreg/Out<0>
                                                       CPU/the_uart/uatransmit/SOut1
                                                       CPU/the_uart/txreg/Out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.217ns logic, 0.289ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uatransmit/BitCounter_2 (SLICE_X45Y68.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_uart/uatransmit/BitCounter_1 (FF)
  Destination:          CPU/the_uart/uatransmit/BitCounter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.129 - 0.115)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_uart/uatransmit/BitCounter_1 to CPU/the_uart/uatransmit/BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y69.AQ      Tcko                  0.414   CPU/the_uart/uatransmit/BitCounter<1>
                                                       CPU/the_uart/uatransmit/BitCounter_1
    SLICE_X45Y68.B6      net (fanout=10)       0.290   CPU/the_uart/uatransmit/BitCounter<1>
    SLICE_X45Y68.CLK     Tah         (-Th)     0.196   CPU/the_uart/uatransmit/BitCounter<2>
                                                       CPU/the_uart/uatransmit/Mcount_BitCounter_xor<2>11
                                                       CPU/the_uart/uatransmit/BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.218ns logic, 0.290ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uareceive/BitCounter_2 (SLICE_X52Y61.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_uart/uareceive/BitCounter_1 (FF)
  Destination:          CPU/the_uart/uareceive/BitCounter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.152 - 0.142)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_uart/uareceive/BitCounter_1 to CPU/the_uart/uareceive/BitCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y61.AQ      Tcko                  0.414   CPU/the_uart/uareceive/BitCounter<3>
                                                       CPU/the_uart/uareceive/BitCounter_1
    SLICE_X52Y61.B6      net (fanout=8)        0.312   CPU/the_uart/uareceive/BitCounter<1>
    SLICE_X52Y61.CLK     Tah         (-Th)     0.222   CPU/the_uart/uareceive/BitCounter<2>
                                                       CPU/the_uart/uareceive/Mcount_BitCounter_xor<2>11
                                                       CPU/the_uart/uareceive/BitCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.192ns logic, 0.312ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uareceive/HasByte (SLICE_X43Y75.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_uart/uareceive/HasByte (FF)
  Destination:          CPU/the_uart/uareceive/HasByte (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_uart/uareceive/HasByte to CPU/the_uart/uareceive/HasByte
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y75.CQ      Tcko                  0.414   CPU/the_uart/uareceive/HasByte
                                                       CPU/the_uart/uareceive/HasByte
    SLICE_X43Y75.C4      net (fanout=2)        0.331   CPU/the_uart/uareceive/HasByte
    SLICE_X43Y75.CLK     Tah         (-Th)     0.195   CPU/the_uart/uareceive/HasByte
                                                       CPU/the_uart/uareceive/HasByte_rstpot
                                                       CPU/the_uart/uareceive/HasByte
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.219ns logic, 0.331ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_PC/the_pc_0 (SLICE_X45Y73.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_0 (FF)
  Destination:          CPU/the_datapath/the_PC/the_pc_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_0 to CPU/the_datapath/the_PC/the_pc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y73.CQ      Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<2>
                                                       CPU/the_datapath/the_PC/the_pc_0
    SLICE_X45Y73.C4      net (fanout=2)        0.333   CPU/the_datapath/the_PC/the_pc<0>
    SLICE_X45Y73.CLK     Tah         (-Th)     0.195   CPU/the_datapath/the_PC/the_pc<2>
                                                       CPU/the_datapath/the_PC/the_pc_mux0000<0>1
                                                       CPU/the_datapath/the_PC/the_pc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.219ns logic, 0.333ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y17.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAU
  Logical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAU
  Location pin: RAMB36_X1Y17.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y16.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|      9.984ns|            0|            0|            0|     82249485|
| TS_cpu_clk                    |     20.000ns|     19.968ns|          N/A|            0|            0|     82249485|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   19.968|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 82249485 paths, 0 nets, and 11293 connections

Design statistics:
   Minimum period:  19.968ns{1}   (Maximum frequency:  50.080MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 11 10:34:16 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 642 MB



