Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Apr  3 02:46:42 2021
| Host         : merl-HP-Compaq-Pro-6300-Microtower running 64-bit Ubuntu 20.10
| Command      : report_timing_summary -max_paths 10 -file azadi_top_arty7_timing_summary_routed.rpt -pb azadi_top_arty7_timing_summary_routed.pb -rpx azadi_top_arty7_timing_summary_routed.rpx -warn_on_violation
| Design       : azadi_top_arty7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 256 register/latch pins with no clock driven by root clock pin: jtag_tck_i (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 773 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     55.893        0.000                      0                 9734        0.048        0.000                      0                 9734        3.000        0.000                       0                  3729  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 62.500}       125.000         8.000           
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       55.893        0.000                      0                 7336        0.048        0.000                      0                 7336       61.250        0.000                       0                  3725  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      116.382        0.000                      0                 2398        0.538        0.000                      0                 2398  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       55.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       61.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.893ns  (required time - arrival time)
  Source:                 top_arty7/u_top/u_core/cs_registers_i/u_mie_csr/rdata_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 fall@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.580ns (16.505%)  route 2.934ns (83.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 61.000 - 62.500 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        2.009    -0.458    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124    -0.334 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.580     0.246    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.342 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         1.620     1.963    top_arty7/u_top/u_core/cs_registers_i/u_mie_csr/clk
    SLICE_X59Y27         FDCE                                         r  top_arty7/u_top/u_core/cs_registers_i/u_mie_csr/rdata_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.456     2.419 r  top_arty7/u_top/u_core/cs_registers_i/u_mie_csr/rdata_q_reg[15]/Q
                         net (fo=6, routed)           1.295     3.714    top_arty7/u_top/u_core/cs_registers_i/u_mie_csr/rdata_q_reg[3]_0[15]
    SLICE_X57Y20         LUT5 (Prop_lut5_I2_O)        0.124     3.838 r  top_arty7/u_top/u_core/cs_registers_i/u_mie_csr/en_latch_reg_i_1/O
                         net (fo=1, routed)           1.639     5.477    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/fetch_enable_q_reg
    SLICE_X43Y47         LDCE                                         r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     62.500    62.500 f  
    E3                                                0.000    62.500 f  clk (IN)
                         net (fo=0)                   0.000    62.500    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    63.918 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.080    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    57.876 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    59.457    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.548 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.451    61.000    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X43Y47         LDCE                                         r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/G  (IS_INVERTED)
                         clock pessimism              0.485    61.484    
                         clock uncertainty           -0.115    61.369    
  -------------------------------------------------------------------
                         required time                         61.369    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                 55.893    

Slack (MET) :             82.885ns  (required time - arrival time)
  Source:                 top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/i_dm_mem/rdata_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.110ns  (logic 6.096ns (15.587%)  route 33.014ns (84.413%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 123.496 - 125.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        2.009    -0.458    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124    -0.334 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.580     0.246    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.342 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         1.557     1.900    top_arty7/u_top/u_core/if_stage_i/clk
    SLICE_X28Y17         FDRE                                         r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     2.356 r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=270, routed)         6.536     8.892    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/instr_rdata_id_o[6]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.016 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8/O
                         net (fo=1, routed)           0.000     9.016    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8_n_0
    SLICE_X52Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.225 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3/O
                         net (fo=1, routed)           0.971    10.196    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.297    10.493 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_1/O
                         net (fo=8, routed)           2.587    13.080    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o_reg[24]_8
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.204 f  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31/O
                         net (fo=1, routed)           0.415    13.619    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.743 r  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_17/O
                         net (fo=1, routed)           1.212    14.955    top_arty7/u_top/u_core/if_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][1]
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.079 r  top_arty7/u_top/u_core/if_stage_i/adder_result_ext_o_carry_i_8/O
                         net (fo=1, routed)           0.000    15.079    top_arty7/u_top/u_core/ex_block_i/alu_i/S[1]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.629 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    15.629    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.743    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.857    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.971    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.085    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.199    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.434 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=11, routed)          3.069    19.503    top_arty7/u_top/u_core/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.299    19.802 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10/O
                         net (fo=12, routed)          0.627    20.428    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    20.552 f  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1/O
                         net (fo=2, routed)           0.563    21.115    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.239 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_1__1/O
                         net (fo=10, routed)          1.623    22.862    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding_reg[0]_3
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.152    23.014 f  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6/O
                         net (fo=3, routed)           1.448    24.463    top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.361    24.824 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_2__0/O
                         net (fo=14, routed)          1.033    25.857    top_arty7/u_top/u_core/ex_block_i/alu_i/err_req_pending_reg
    SLICE_X56Y16         LUT4 (Prop_lut4_I3_O)        0.319    26.176 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_1__0/O
                         net (fo=3, routed)           1.246    27.422    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/h2_dv_i[2][a_valid]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.356    27.778 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/gen_normal_case.mask[1]_i_2__1/O
                         net (fo=2, routed)           0.702    28.480    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/main_swith/DEBUG_ROM/gen_arb_ppc.u_reqarb/gen_normal_case.ppc_out[1]
    SLICE_X47Y16         LUT2 (Prop_lut2_I1_O)        0.326    28.806 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/data_q[0][31]_i_5/O
                         net (fo=71, routed)          0.689    29.495    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/fwd_rom_q_reg
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    29.619 f  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[61]_i_3/O
                         net (fo=140, routed)         3.816    33.434    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[40]
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.150    33.584 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[55]_i_6/O
                         net (fo=19, routed)          2.124    35.709    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[16]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.374    36.083 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=5, routed)           0.468    36.551    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I0_O)        0.326    36.877 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_11/O
                         net (fo=63, routed)          2.586    39.463    top_arty7/debug_module/i_dm_csrs/stored_addr_q_reg[7]
    SLICE_X13Y2          LUT6 (Prop_lut6_I5_O)        0.124    39.587 r  top_arty7/debug_module/i_dm_csrs/rdata_q[11]_i_2__0/O
                         net (fo=1, routed)           1.298    40.886    top_arty7/debug_module/i_dm_csrs/rdata_q[11]_i_2__0_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124    41.010 r  top_arty7/debug_module/i_dm_csrs/rdata_q[11]_i_1__2/O
                         net (fo=1, routed)           0.000    41.010    top_arty7/debug_module/i_dm_mem/D[11]
    SLICE_X31Y7          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.447   123.496    top_arty7/debug_module/i_dm_mem/clk_out1
    SLICE_X31Y7          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[11]/C
                         clock pessimism              0.485   123.980    
                         clock uncertainty           -0.115   123.865    
    SLICE_X31Y7          FDCE (Setup_fdce_C_D)        0.029   123.894    top_arty7/debug_module/i_dm_mem/rdata_q_reg[11]
  -------------------------------------------------------------------
                         required time                        123.894    
                         arrival time                         -41.010    
  -------------------------------------------------------------------
                         slack                                 82.885    

Slack (MET) :             83.027ns  (required time - arrival time)
  Source:                 top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/i_dm_mem/rdata_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.974ns  (logic 6.096ns (15.641%)  route 32.878ns (84.359%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 123.499 - 125.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        2.009    -0.458    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124    -0.334 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.580     0.246    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.342 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         1.557     1.900    top_arty7/u_top/u_core/if_stage_i/clk
    SLICE_X28Y17         FDRE                                         r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     2.356 r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=270, routed)         6.536     8.892    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/instr_rdata_id_o[6]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.016 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8/O
                         net (fo=1, routed)           0.000     9.016    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8_n_0
    SLICE_X52Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.225 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3/O
                         net (fo=1, routed)           0.971    10.196    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.297    10.493 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_1/O
                         net (fo=8, routed)           2.587    13.080    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o_reg[24]_8
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.204 f  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31/O
                         net (fo=1, routed)           0.415    13.619    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.743 r  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_17/O
                         net (fo=1, routed)           1.212    14.955    top_arty7/u_top/u_core/if_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][1]
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.079 r  top_arty7/u_top/u_core/if_stage_i/adder_result_ext_o_carry_i_8/O
                         net (fo=1, routed)           0.000    15.079    top_arty7/u_top/u_core/ex_block_i/alu_i/S[1]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.629 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    15.629    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.743    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.857    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.971    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.085    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.199    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.434 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=11, routed)          3.069    19.503    top_arty7/u_top/u_core/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.299    19.802 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10/O
                         net (fo=12, routed)          0.627    20.428    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    20.552 f  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1/O
                         net (fo=2, routed)           0.563    21.115    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.239 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_1__1/O
                         net (fo=10, routed)          1.623    22.862    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding_reg[0]_3
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.152    23.014 f  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6/O
                         net (fo=3, routed)           1.448    24.463    top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.361    24.824 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_2__0/O
                         net (fo=14, routed)          1.033    25.857    top_arty7/u_top/u_core/ex_block_i/alu_i/err_req_pending_reg
    SLICE_X56Y16         LUT4 (Prop_lut4_I3_O)        0.319    26.176 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_1__0/O
                         net (fo=3, routed)           1.246    27.422    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/h2_dv_i[2][a_valid]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.356    27.778 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/gen_normal_case.mask[1]_i_2__1/O
                         net (fo=2, routed)           0.702    28.480    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/main_swith/DEBUG_ROM/gen_arb_ppc.u_reqarb/gen_normal_case.ppc_out[1]
    SLICE_X47Y16         LUT2 (Prop_lut2_I1_O)        0.326    28.806 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/data_q[0][31]_i_5/O
                         net (fo=71, routed)          0.689    29.495    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/fwd_rom_q_reg
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    29.619 f  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[61]_i_3/O
                         net (fo=140, routed)         3.816    33.434    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[40]
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.150    33.584 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[55]_i_6/O
                         net (fo=19, routed)          2.124    35.709    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[16]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.374    36.083 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=5, routed)           0.468    36.551    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I0_O)        0.326    36.877 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_11/O
                         net (fo=63, routed)          2.881    39.758    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[3]
    SLICE_X15Y2          LUT6 (Prop_lut6_I3_O)        0.124    39.882 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[4]_i_2__0/O
                         net (fo=1, routed)           0.867    40.749    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[4]_i_2__0_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    40.873 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[4]_i_1__2/O
                         net (fo=1, routed)           0.000    40.873    top_arty7/debug_module/i_dm_mem/D[4]
    SLICE_X29Y6          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.450   123.499    top_arty7/debug_module/i_dm_mem/clk_out1
    SLICE_X29Y6          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[4]/C
                         clock pessimism              0.485   123.983    
                         clock uncertainty           -0.115   123.868    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.032   123.900    top_arty7/debug_module/i_dm_mem/rdata_q_reg[4]
  -------------------------------------------------------------------
                         required time                        123.900    
                         arrival time                         -40.873    
  -------------------------------------------------------------------
                         slack                                 83.027    

Slack (MET) :             83.078ns  (required time - arrival time)
  Source:                 top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/i_dm_mem/rdata_q_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.725ns  (logic 6.330ns (16.346%)  route 32.395ns (83.654%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=2 LUT4=6 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 123.502 - 125.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        2.009    -0.458    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124    -0.334 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.580     0.246    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.342 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         1.557     1.900    top_arty7/u_top/u_core/if_stage_i/clk
    SLICE_X28Y17         FDRE                                         r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     2.356 r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=270, routed)         6.536     8.892    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/instr_rdata_id_o[6]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.016 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8/O
                         net (fo=1, routed)           0.000     9.016    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8_n_0
    SLICE_X52Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.225 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3/O
                         net (fo=1, routed)           0.971    10.196    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.297    10.493 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_1/O
                         net (fo=8, routed)           2.587    13.080    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o_reg[24]_8
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.204 f  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31/O
                         net (fo=1, routed)           0.415    13.619    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.743 r  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_17/O
                         net (fo=1, routed)           1.212    14.955    top_arty7/u_top/u_core/if_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][1]
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.079 r  top_arty7/u_top/u_core/if_stage_i/adder_result_ext_o_carry_i_8/O
                         net (fo=1, routed)           0.000    15.079    top_arty7/u_top/u_core/ex_block_i/alu_i/S[1]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.629 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    15.629    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.743    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.857    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.971    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.085    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.199    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.434 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=11, routed)          3.069    19.503    top_arty7/u_top/u_core/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.299    19.802 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10/O
                         net (fo=12, routed)          0.627    20.428    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    20.552 f  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1/O
                         net (fo=2, routed)           0.563    21.115    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.239 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_1__1/O
                         net (fo=10, routed)          1.623    22.862    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding_reg[0]_3
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.152    23.014 f  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6/O
                         net (fo=3, routed)           1.448    24.463    top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.361    24.824 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_2__0/O
                         net (fo=14, routed)          1.033    25.857    top_arty7/u_top/u_core/ex_block_i/alu_i/err_req_pending_reg
    SLICE_X56Y16         LUT4 (Prop_lut4_I3_O)        0.319    26.176 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_1__0/O
                         net (fo=3, routed)           1.246    27.422    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/h2_dv_i[2][a_valid]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.356    27.778 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/gen_normal_case.mask[1]_i_2__1/O
                         net (fo=2, routed)           0.702    28.480    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/main_swith/DEBUG_ROM/gen_arb_ppc.u_reqarb/gen_normal_case.ppc_out[1]
    SLICE_X47Y16         LUT2 (Prop_lut2_I1_O)        0.326    28.806 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/data_q[0][31]_i_5/O
                         net (fo=71, routed)          0.689    29.495    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/fwd_rom_q_reg
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    29.619 f  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[61]_i_3/O
                         net (fo=140, routed)         3.816    33.434    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[40]
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.150    33.584 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[55]_i_6/O
                         net (fo=19, routed)          2.124    35.709    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[16]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.374    36.083 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=5, routed)           0.468    36.551    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I0_O)        0.326    36.877 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_11/O
                         net (fo=63, routed)          0.929    37.806    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[3]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.150    37.956 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4/O
                         net (fo=1, routed)           0.267    38.223    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.332    38.555 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_1/O
                         net (fo=64, routed)          2.070    40.625    top_arty7/debug_module/i_dm_mem/FSM_sequential_state_q_reg[1]_4[0]
    SLICE_X14Y5          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.453   123.502    top_arty7/debug_module/i_dm_mem/clk_out1
    SLICE_X14Y5          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[23]/C
                         clock pessimism              0.485   123.986    
                         clock uncertainty           -0.115   123.871    
    SLICE_X14Y5          FDCE (Setup_fdce_C_CE)      -0.169   123.702    top_arty7/debug_module/i_dm_mem/rdata_q_reg[23]
  -------------------------------------------------------------------
                         required time                        123.702    
                         arrival time                         -40.625    
  -------------------------------------------------------------------
                         slack                                 83.078    

Slack (MET) :             83.078ns  (required time - arrival time)
  Source:                 top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/i_dm_mem/rdata_q_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.725ns  (logic 6.330ns (16.346%)  route 32.395ns (83.654%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=2 LUT4=6 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 123.502 - 125.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        2.009    -0.458    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124    -0.334 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.580     0.246    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.342 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         1.557     1.900    top_arty7/u_top/u_core/if_stage_i/clk
    SLICE_X28Y17         FDRE                                         r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     2.356 r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=270, routed)         6.536     8.892    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/instr_rdata_id_o[6]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.016 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8/O
                         net (fo=1, routed)           0.000     9.016    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8_n_0
    SLICE_X52Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.225 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3/O
                         net (fo=1, routed)           0.971    10.196    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.297    10.493 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_1/O
                         net (fo=8, routed)           2.587    13.080    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o_reg[24]_8
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.204 f  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31/O
                         net (fo=1, routed)           0.415    13.619    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.743 r  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_17/O
                         net (fo=1, routed)           1.212    14.955    top_arty7/u_top/u_core/if_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][1]
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.079 r  top_arty7/u_top/u_core/if_stage_i/adder_result_ext_o_carry_i_8/O
                         net (fo=1, routed)           0.000    15.079    top_arty7/u_top/u_core/ex_block_i/alu_i/S[1]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.629 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    15.629    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.743    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.857    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.971    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.085    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.199    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.434 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=11, routed)          3.069    19.503    top_arty7/u_top/u_core/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.299    19.802 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10/O
                         net (fo=12, routed)          0.627    20.428    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    20.552 f  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1/O
                         net (fo=2, routed)           0.563    21.115    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.239 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_1__1/O
                         net (fo=10, routed)          1.623    22.862    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding_reg[0]_3
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.152    23.014 f  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6/O
                         net (fo=3, routed)           1.448    24.463    top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.361    24.824 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_2__0/O
                         net (fo=14, routed)          1.033    25.857    top_arty7/u_top/u_core/ex_block_i/alu_i/err_req_pending_reg
    SLICE_X56Y16         LUT4 (Prop_lut4_I3_O)        0.319    26.176 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_1__0/O
                         net (fo=3, routed)           1.246    27.422    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/h2_dv_i[2][a_valid]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.356    27.778 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/gen_normal_case.mask[1]_i_2__1/O
                         net (fo=2, routed)           0.702    28.480    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/main_swith/DEBUG_ROM/gen_arb_ppc.u_reqarb/gen_normal_case.ppc_out[1]
    SLICE_X47Y16         LUT2 (Prop_lut2_I1_O)        0.326    28.806 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/data_q[0][31]_i_5/O
                         net (fo=71, routed)          0.689    29.495    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/fwd_rom_q_reg
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    29.619 f  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[61]_i_3/O
                         net (fo=140, routed)         3.816    33.434    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[40]
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.150    33.584 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[55]_i_6/O
                         net (fo=19, routed)          2.124    35.709    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[16]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.374    36.083 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=5, routed)           0.468    36.551    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I0_O)        0.326    36.877 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_11/O
                         net (fo=63, routed)          0.929    37.806    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[3]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.150    37.956 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4/O
                         net (fo=1, routed)           0.267    38.223    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.332    38.555 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_1/O
                         net (fo=64, routed)          2.070    40.625    top_arty7/debug_module/i_dm_mem/FSM_sequential_state_q_reg[1]_4[0]
    SLICE_X14Y5          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.453   123.502    top_arty7/debug_module/i_dm_mem/clk_out1
    SLICE_X14Y5          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[41]/C
                         clock pessimism              0.485   123.986    
                         clock uncertainty           -0.115   123.871    
    SLICE_X14Y5          FDCE (Setup_fdce_C_CE)      -0.169   123.702    top_arty7/debug_module/i_dm_mem/rdata_q_reg[41]
  -------------------------------------------------------------------
                         required time                        123.702    
                         arrival time                         -40.625    
  -------------------------------------------------------------------
                         slack                                 83.078    

Slack (MET) :             83.078ns  (required time - arrival time)
  Source:                 top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/i_dm_mem/rdata_q_reg[62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.725ns  (logic 6.330ns (16.346%)  route 32.395ns (83.654%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=2 LUT4=6 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 123.502 - 125.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        2.009    -0.458    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124    -0.334 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.580     0.246    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.342 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         1.557     1.900    top_arty7/u_top/u_core/if_stage_i/clk
    SLICE_X28Y17         FDRE                                         r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     2.356 r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=270, routed)         6.536     8.892    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/instr_rdata_id_o[6]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.016 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8/O
                         net (fo=1, routed)           0.000     9.016    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8_n_0
    SLICE_X52Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.225 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3/O
                         net (fo=1, routed)           0.971    10.196    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.297    10.493 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_1/O
                         net (fo=8, routed)           2.587    13.080    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o_reg[24]_8
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.204 f  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31/O
                         net (fo=1, routed)           0.415    13.619    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.743 r  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_17/O
                         net (fo=1, routed)           1.212    14.955    top_arty7/u_top/u_core/if_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][1]
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.079 r  top_arty7/u_top/u_core/if_stage_i/adder_result_ext_o_carry_i_8/O
                         net (fo=1, routed)           0.000    15.079    top_arty7/u_top/u_core/ex_block_i/alu_i/S[1]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.629 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    15.629    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.743    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.857    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.971    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.085    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.199    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.434 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=11, routed)          3.069    19.503    top_arty7/u_top/u_core/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.299    19.802 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10/O
                         net (fo=12, routed)          0.627    20.428    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    20.552 f  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1/O
                         net (fo=2, routed)           0.563    21.115    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.239 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_1__1/O
                         net (fo=10, routed)          1.623    22.862    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding_reg[0]_3
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.152    23.014 f  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6/O
                         net (fo=3, routed)           1.448    24.463    top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.361    24.824 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_2__0/O
                         net (fo=14, routed)          1.033    25.857    top_arty7/u_top/u_core/ex_block_i/alu_i/err_req_pending_reg
    SLICE_X56Y16         LUT4 (Prop_lut4_I3_O)        0.319    26.176 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_1__0/O
                         net (fo=3, routed)           1.246    27.422    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/h2_dv_i[2][a_valid]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.356    27.778 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/gen_normal_case.mask[1]_i_2__1/O
                         net (fo=2, routed)           0.702    28.480    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/main_swith/DEBUG_ROM/gen_arb_ppc.u_reqarb/gen_normal_case.ppc_out[1]
    SLICE_X47Y16         LUT2 (Prop_lut2_I1_O)        0.326    28.806 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/data_q[0][31]_i_5/O
                         net (fo=71, routed)          0.689    29.495    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/fwd_rom_q_reg
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    29.619 f  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[61]_i_3/O
                         net (fo=140, routed)         3.816    33.434    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[40]
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.150    33.584 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[55]_i_6/O
                         net (fo=19, routed)          2.124    35.709    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[16]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.374    36.083 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=5, routed)           0.468    36.551    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I0_O)        0.326    36.877 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_11/O
                         net (fo=63, routed)          0.929    37.806    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[3]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.150    37.956 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4/O
                         net (fo=1, routed)           0.267    38.223    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.332    38.555 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_1/O
                         net (fo=64, routed)          2.070    40.625    top_arty7/debug_module/i_dm_mem/FSM_sequential_state_q_reg[1]_4[0]
    SLICE_X14Y5          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.453   123.502    top_arty7/debug_module/i_dm_mem/clk_out1
    SLICE_X14Y5          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[62]/C
                         clock pessimism              0.485   123.986    
                         clock uncertainty           -0.115   123.871    
    SLICE_X14Y5          FDCE (Setup_fdce_C_CE)      -0.169   123.702    top_arty7/debug_module/i_dm_mem/rdata_q_reg[62]
  -------------------------------------------------------------------
                         required time                        123.702    
                         arrival time                         -40.625    
  -------------------------------------------------------------------
                         slack                                 83.078    

Slack (MET) :             83.180ns  (required time - arrival time)
  Source:                 top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/i_dm_mem/rdata_q_reg[52]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.621ns  (logic 6.330ns (16.390%)  route 32.291ns (83.610%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=2 LUT4=6 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 123.500 - 125.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        2.009    -0.458    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124    -0.334 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.580     0.246    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.342 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         1.557     1.900    top_arty7/u_top/u_core/if_stage_i/clk
    SLICE_X28Y17         FDRE                                         r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     2.356 r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=270, routed)         6.536     8.892    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/instr_rdata_id_o[6]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.016 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8/O
                         net (fo=1, routed)           0.000     9.016    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8_n_0
    SLICE_X52Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.225 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3/O
                         net (fo=1, routed)           0.971    10.196    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.297    10.493 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_1/O
                         net (fo=8, routed)           2.587    13.080    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o_reg[24]_8
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.204 f  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31/O
                         net (fo=1, routed)           0.415    13.619    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.743 r  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_17/O
                         net (fo=1, routed)           1.212    14.955    top_arty7/u_top/u_core/if_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][1]
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.079 r  top_arty7/u_top/u_core/if_stage_i/adder_result_ext_o_carry_i_8/O
                         net (fo=1, routed)           0.000    15.079    top_arty7/u_top/u_core/ex_block_i/alu_i/S[1]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.629 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    15.629    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.743    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.857    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.971    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.085    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.199    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.434 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=11, routed)          3.069    19.503    top_arty7/u_top/u_core/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.299    19.802 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10/O
                         net (fo=12, routed)          0.627    20.428    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    20.552 f  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1/O
                         net (fo=2, routed)           0.563    21.115    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.239 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_1__1/O
                         net (fo=10, routed)          1.623    22.862    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding_reg[0]_3
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.152    23.014 f  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6/O
                         net (fo=3, routed)           1.448    24.463    top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.361    24.824 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_2__0/O
                         net (fo=14, routed)          1.033    25.857    top_arty7/u_top/u_core/ex_block_i/alu_i/err_req_pending_reg
    SLICE_X56Y16         LUT4 (Prop_lut4_I3_O)        0.319    26.176 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_1__0/O
                         net (fo=3, routed)           1.246    27.422    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/h2_dv_i[2][a_valid]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.356    27.778 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/gen_normal_case.mask[1]_i_2__1/O
                         net (fo=2, routed)           0.702    28.480    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/main_swith/DEBUG_ROM/gen_arb_ppc.u_reqarb/gen_normal_case.ppc_out[1]
    SLICE_X47Y16         LUT2 (Prop_lut2_I1_O)        0.326    28.806 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/data_q[0][31]_i_5/O
                         net (fo=71, routed)          0.689    29.495    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/fwd_rom_q_reg
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    29.619 f  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[61]_i_3/O
                         net (fo=140, routed)         3.816    33.434    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[40]
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.150    33.584 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[55]_i_6/O
                         net (fo=19, routed)          2.124    35.709    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[16]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.374    36.083 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=5, routed)           0.468    36.551    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I0_O)        0.326    36.877 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_11/O
                         net (fo=63, routed)          0.929    37.806    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[3]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.150    37.956 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4/O
                         net (fo=1, routed)           0.267    38.223    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.332    38.555 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_1/O
                         net (fo=64, routed)          1.966    40.520    top_arty7/debug_module/i_dm_mem/FSM_sequential_state_q_reg[1]_4[0]
    SLICE_X14Y9          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.451   123.500    top_arty7/debug_module/i_dm_mem/clk_out1
    SLICE_X14Y9          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[52]/C
                         clock pessimism              0.485   123.984    
                         clock uncertainty           -0.115   123.869    
    SLICE_X14Y9          FDCE (Setup_fdce_C_CE)      -0.169   123.700    top_arty7/debug_module/i_dm_mem/rdata_q_reg[52]
  -------------------------------------------------------------------
                         required time                        123.700    
                         arrival time                         -40.520    
  -------------------------------------------------------------------
                         slack                                 83.180    

Slack (MET) :             83.187ns  (required time - arrival time)
  Source:                 top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/i_dm_mem/rdata_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.815ns  (logic 6.096ns (15.705%)  route 32.719ns (84.295%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 123.502 - 125.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        2.009    -0.458    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124    -0.334 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.580     0.246    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.342 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         1.557     1.900    top_arty7/u_top/u_core/if_stage_i/clk
    SLICE_X28Y17         FDRE                                         r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     2.356 r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=270, routed)         6.536     8.892    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/instr_rdata_id_o[6]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.016 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8/O
                         net (fo=1, routed)           0.000     9.016    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8_n_0
    SLICE_X52Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.225 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3/O
                         net (fo=1, routed)           0.971    10.196    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.297    10.493 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_1/O
                         net (fo=8, routed)           2.587    13.080    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o_reg[24]_8
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.204 f  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31/O
                         net (fo=1, routed)           0.415    13.619    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.743 r  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_17/O
                         net (fo=1, routed)           1.212    14.955    top_arty7/u_top/u_core/if_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][1]
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.079 r  top_arty7/u_top/u_core/if_stage_i/adder_result_ext_o_carry_i_8/O
                         net (fo=1, routed)           0.000    15.079    top_arty7/u_top/u_core/ex_block_i/alu_i/S[1]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.629 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    15.629    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.743    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.857    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.971    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.085    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.199    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.434 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=11, routed)          3.069    19.503    top_arty7/u_top/u_core/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.299    19.802 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10/O
                         net (fo=12, routed)          0.627    20.428    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    20.552 f  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1/O
                         net (fo=2, routed)           0.563    21.115    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.239 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_1__1/O
                         net (fo=10, routed)          1.623    22.862    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding_reg[0]_3
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.152    23.014 f  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6/O
                         net (fo=3, routed)           1.448    24.463    top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.361    24.824 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_2__0/O
                         net (fo=14, routed)          1.033    25.857    top_arty7/u_top/u_core/ex_block_i/alu_i/err_req_pending_reg
    SLICE_X56Y16         LUT4 (Prop_lut4_I3_O)        0.319    26.176 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_1__0/O
                         net (fo=3, routed)           1.246    27.422    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/h2_dv_i[2][a_valid]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.356    27.778 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/gen_normal_case.mask[1]_i_2__1/O
                         net (fo=2, routed)           0.702    28.480    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/main_swith/DEBUG_ROM/gen_arb_ppc.u_reqarb/gen_normal_case.ppc_out[1]
    SLICE_X47Y16         LUT2 (Prop_lut2_I1_O)        0.326    28.806 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/data_q[0][31]_i_5/O
                         net (fo=71, routed)          0.689    29.495    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/fwd_rom_q_reg
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    29.619 f  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[61]_i_3/O
                         net (fo=140, routed)         3.816    33.434    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[40]
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.150    33.584 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[55]_i_6/O
                         net (fo=19, routed)          2.124    35.709    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[16]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.374    36.083 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=5, routed)           0.468    36.551    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I0_O)        0.326    36.877 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_11/O
                         net (fo=63, routed)          3.178    40.055    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[3]
    SLICE_X13Y2          LUT6 (Prop_lut6_I2_O)        0.124    40.179 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[7]_i_2__1/O
                         net (fo=1, routed)           0.412    40.591    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[7]_i_2__1_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.124    40.715 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[7]_i_1__1/O
                         net (fo=1, routed)           0.000    40.715    top_arty7/debug_module/i_dm_mem/D[7]
    SLICE_X15Y3          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.453   123.502    top_arty7/debug_module/i_dm_mem/clk_out1
    SLICE_X15Y3          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[7]/C
                         clock pessimism              0.485   123.986    
                         clock uncertainty           -0.115   123.871    
    SLICE_X15Y3          FDCE (Setup_fdce_C_D)        0.031   123.902    top_arty7/debug_module/i_dm_mem/rdata_q_reg[7]
  -------------------------------------------------------------------
                         required time                        123.902    
                         arrival time                         -40.715    
  -------------------------------------------------------------------
                         slack                                 83.187    

Slack (MET) :             83.212ns  (required time - arrival time)
  Source:                 top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/i_dm_mem/rdata_q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.554ns  (logic 6.330ns (16.418%)  route 32.224ns (83.582%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=2 LUT4=6 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 123.502 - 125.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        2.009    -0.458    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124    -0.334 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.580     0.246    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.342 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         1.557     1.900    top_arty7/u_top/u_core/if_stage_i/clk
    SLICE_X28Y17         FDRE                                         r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     2.356 r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=270, routed)         6.536     8.892    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/instr_rdata_id_o[6]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.016 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8/O
                         net (fo=1, routed)           0.000     9.016    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8_n_0
    SLICE_X52Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.225 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3/O
                         net (fo=1, routed)           0.971    10.196    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.297    10.493 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_1/O
                         net (fo=8, routed)           2.587    13.080    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o_reg[24]_8
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.204 f  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31/O
                         net (fo=1, routed)           0.415    13.619    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.743 r  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_17/O
                         net (fo=1, routed)           1.212    14.955    top_arty7/u_top/u_core/if_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][1]
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.079 r  top_arty7/u_top/u_core/if_stage_i/adder_result_ext_o_carry_i_8/O
                         net (fo=1, routed)           0.000    15.079    top_arty7/u_top/u_core/ex_block_i/alu_i/S[1]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.629 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    15.629    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.743    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.857    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.971    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.085    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.199    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.434 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=11, routed)          3.069    19.503    top_arty7/u_top/u_core/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.299    19.802 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10/O
                         net (fo=12, routed)          0.627    20.428    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    20.552 f  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1/O
                         net (fo=2, routed)           0.563    21.115    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.239 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_1__1/O
                         net (fo=10, routed)          1.623    22.862    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding_reg[0]_3
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.152    23.014 f  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6/O
                         net (fo=3, routed)           1.448    24.463    top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.361    24.824 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_2__0/O
                         net (fo=14, routed)          1.033    25.857    top_arty7/u_top/u_core/ex_block_i/alu_i/err_req_pending_reg
    SLICE_X56Y16         LUT4 (Prop_lut4_I3_O)        0.319    26.176 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_1__0/O
                         net (fo=3, routed)           1.246    27.422    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/h2_dv_i[2][a_valid]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.356    27.778 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/gen_normal_case.mask[1]_i_2__1/O
                         net (fo=2, routed)           0.702    28.480    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/main_swith/DEBUG_ROM/gen_arb_ppc.u_reqarb/gen_normal_case.ppc_out[1]
    SLICE_X47Y16         LUT2 (Prop_lut2_I1_O)        0.326    28.806 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/data_q[0][31]_i_5/O
                         net (fo=71, routed)          0.689    29.495    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/fwd_rom_q_reg
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    29.619 f  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[61]_i_3/O
                         net (fo=140, routed)         3.816    33.434    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[40]
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.150    33.584 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[55]_i_6/O
                         net (fo=19, routed)          2.124    35.709    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[16]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.374    36.083 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=5, routed)           0.468    36.551    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I0_O)        0.326    36.877 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_11/O
                         net (fo=63, routed)          0.929    37.806    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[3]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.150    37.956 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4/O
                         net (fo=1, routed)           0.267    38.223    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.332    38.555 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_1/O
                         net (fo=64, routed)          1.900    40.454    top_arty7/debug_module/i_dm_mem/FSM_sequential_state_q_reg[1]_4[0]
    SLICE_X15Y3          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.453   123.502    top_arty7/debug_module/i_dm_mem/clk_out1
    SLICE_X15Y3          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[7]/C
                         clock pessimism              0.485   123.986    
                         clock uncertainty           -0.115   123.871    
    SLICE_X15Y3          FDCE (Setup_fdce_C_CE)      -0.205   123.666    top_arty7/debug_module/i_dm_mem/rdata_q_reg[7]
  -------------------------------------------------------------------
                         required time                        123.666    
                         arrival time                         -40.454    
  -------------------------------------------------------------------
                         slack                                 83.212    

Slack (MET) :             83.227ns  (required time - arrival time)
  Source:                 top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/i_dm_mem/rdata_q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.576ns  (logic 6.330ns (16.409%)  route 32.246ns (83.591%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=2 LUT4=6 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 123.502 - 125.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        2.009    -0.458    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124    -0.334 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.580     0.246    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.342 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         1.557     1.900    top_arty7/u_top/u_core/if_stage_i/clk
    SLICE_X28Y17         FDRE                                         r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     2.356 r  top_arty7/u_top/u_core/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=270, routed)         6.536     8.892    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/instr_rdata_id_o[6]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.016 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8/O
                         net (fo=1, routed)           0.000     9.016    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_8_n_0
    SLICE_X52Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.225 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3/O
                         net (fo=1, routed)           0.971    10.196    top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_3_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.297    10.493 f  top_arty7/u_top/u_core/gen_regfile_ff.register_file_i/i___191_i_1/O
                         net (fo=8, routed)           2.587    13.080    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o_reg[24]_8
    SLICE_X40Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.204 f  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31/O
                         net (fo=1, routed)           0.415    13.619    top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_31_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.743 r  top_arty7/u_top/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_17/O
                         net (fo=1, routed)           1.212    14.955    top_arty7/u_top/u_core/if_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][1]
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.079 r  top_arty7/u_top/u_core/if_stage_i/adder_result_ext_o_carry_i_8/O
                         net (fo=1, routed)           0.000    15.079    top_arty7/u_top/u_core/ex_block_i/alu_i/S[1]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.629 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    15.629    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.743    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.857    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.971    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.085    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.199    top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.434 r  top_arty7/u_top/u_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=11, routed)          3.069    19.503    top_arty7/u_top/u_core/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.299    19.802 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10/O
                         net (fo=12, routed)          0.627    20.428    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[3]_i_10_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124    20.552 f  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1/O
                         net (fo=2, routed)           0.563    21.115    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_2__1_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.239 r  top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding[0]_i_1__1/O
                         net (fo=10, routed)          1.623    22.862    top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding_reg[0]_3
    SLICE_X55Y16         LUT4 (Prop_lut4_I0_O)        0.152    23.014 f  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6/O
                         net (fo=3, routed)           1.448    24.463    top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_6_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.361    24.824 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_2__0/O
                         net (fo=14, routed)          1.033    25.857    top_arty7/u_top/u_core/ex_block_i/alu_i/err_req_pending_reg
    SLICE_X56Y16         LUT4 (Prop_lut4_I3_O)        0.319    26.176 r  top_arty7/u_top/u_core/ex_block_i/alu_i/i__i_1__0/O
                         net (fo=3, routed)           1.246    27.422    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/h2_dv_i[2][a_valid]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.356    27.778 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/gen_normal_case.mask[1]_i_2__1/O
                         net (fo=2, routed)           0.702    28.480    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/main_swith/DEBUG_ROM/gen_arb_ppc.u_reqarb/gen_normal_case.ppc_out[1]
    SLICE_X47Y16         LUT2 (Prop_lut2_I1_O)        0.326    28.806 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/data_q[0][31]_i_5/O
                         net (fo=71, routed)          0.689    29.495    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/fwd_rom_q_reg
    SLICE_X40Y11         LUT5 (Prop_lut5_I3_O)        0.124    29.619 f  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[61]_i_3/O
                         net (fo=140, routed)         3.816    33.434    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[40]
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.150    33.584 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[55]_i_6/O
                         net (fo=19, routed)          2.124    35.709    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[16]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.374    36.083 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=5, routed)           0.468    36.551    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/FSM_sequential_state_q[1]_i_8_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I0_O)        0.326    36.877 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_11/O
                         net (fo=63, routed)          0.929    37.806    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[3]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.150    37.956 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4/O
                         net (fo=1, routed)           0.267    38.223    top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_4_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.332    38.555 r  top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q[63]_i_1/O
                         net (fo=64, routed)          1.921    40.476    top_arty7/debug_module/i_dm_mem/FSM_sequential_state_q_reg[1]_4[0]
    SLICE_X12Y4          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.453   123.502    top_arty7/debug_module/i_dm_mem/clk_out1
    SLICE_X12Y4          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[12]/C
                         clock pessimism              0.485   123.986    
                         clock uncertainty           -0.115   123.871    
    SLICE_X12Y4          FDCE (Setup_fdce_C_CE)      -0.169   123.702    top_arty7/debug_module/i_dm_mem/rdata_q_reg[12]
  -------------------------------------------------------------------
                         required time                        123.702    
                         arrival time                         -40.476    
  -------------------------------------------------------------------
                         slack                                 83.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.564    -0.583    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/clk_out1
    SLICE_X31Y9          FDCE                                         r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/Q
                         net (fo=53, routed)          0.230    -0.213    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/ADDRD0
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.833    -0.822    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X30Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.564    -0.583    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/clk_out1
    SLICE_X31Y9          FDCE                                         r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/Q
                         net (fo=53, routed)          0.230    -0.213    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/ADDRD0
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.833    -0.822    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X30Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.564    -0.583    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/clk_out1
    SLICE_X31Y9          FDCE                                         r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/Q
                         net (fo=53, routed)          0.230    -0.213    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/ADDRD0
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.833    -0.822    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X30Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.564    -0.583    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/clk_out1
    SLICE_X31Y9          FDCE                                         r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/Q
                         net (fo=53, routed)          0.230    -0.213    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/ADDRD0
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.833    -0.822    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X30Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.564    -0.583    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/clk_out1
    SLICE_X31Y9          FDCE                                         r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/Q
                         net (fo=53, routed)          0.230    -0.213    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/ADDRD0
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.833    -0.822    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X30Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.564    -0.583    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/clk_out1
    SLICE_X31Y9          FDCE                                         r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/Q
                         net (fo=53, routed)          0.230    -0.213    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/ADDRD0
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.833    -0.822    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X30Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.260    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.564    -0.583    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/clk_out1
    SLICE_X31Y9          FDCE                                         r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/Q
                         net (fo=53, routed)          0.230    -0.213    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/ADDRD0
    SLICE_X30Y9          RAMS32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.833    -0.822    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/WCLK
    SLICE_X30Y9          RAMS32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X30Y9          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.260    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.564    -0.583    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/clk_out1
    SLICE_X31Y9          FDCE                                         r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_reg[0]/Q
                         net (fo=53, routed)          0.230    -0.213    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/ADDRD0
    SLICE_X30Y9          RAMS32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.833    -0.822    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/WCLK
    SLICE_X30Y9          RAMS32                                       r  top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism              0.252    -0.570    
    SLICE_X30Y9          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.260    top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 top_arty7/debug_module/i_dm_csrs/data_q_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/i_dm_mem/rdata_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.781%)  route 0.249ns (57.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.564    -0.583    top_arty7/debug_module/i_dm_csrs/clk_out1
    SLICE_X41Y7          FDCE                                         r  top_arty7/debug_module/i_dm_csrs/data_q_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  top_arty7/debug_module/i_dm_csrs/data_q_reg[0][11]/Q
                         net (fo=3, routed)           0.249    -0.193    top_arty7/debug_module/i_dm_csrs/rdata_q_reg[62]_1[11]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.148 r  top_arty7/debug_module/i_dm_csrs/rdata_q[43]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    top_arty7/debug_module/i_dm_mem/D[43]
    SLICE_X31Y7          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.833    -0.822    top_arty7/debug_module/i_dm_mem/clk_out1
    SLICE_X31Y7          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[43]/C
                         clock pessimism              0.503    -0.319    
    SLICE_X31Y7          FDCE (Hold_fdce_C_D)         0.092    -0.227    top_arty7/debug_module/i_dm_mem/rdata_q_reg[43]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 top_arty7/debug_module/i_dm_csrs/data_q_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/debug_module/i_dm_mem/rdata_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.683%)  route 0.250ns (57.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.564    -0.583    top_arty7/debug_module/i_dm_csrs/clk_out1
    SLICE_X41Y7          FDCE                                         r  top_arty7/debug_module/i_dm_csrs/data_q_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  top_arty7/debug_module/i_dm_csrs/data_q_reg[0][11]/Q
                         net (fo=3, routed)           0.250    -0.192    top_arty7/debug_module/i_dm_csrs/rdata_q_reg[62]_1[11]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.147 r  top_arty7/debug_module/i_dm_csrs/rdata_q[11]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.147    top_arty7/debug_module/i_dm_mem/D[11]
    SLICE_X31Y7          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.833    -0.822    top_arty7/debug_module/i_dm_mem/clk_out1
    SLICE_X31Y7          FDCE                                         r  top_arty7/debug_module/i_dm_mem/rdata_q_reg[11]/C
                         clock pessimism              0.503    -0.319    
    SLICE_X31Y7          FDCE (Hold_fdce_C_D)         0.091    -0.228    top_arty7/debug_module/i_dm_mem/rdata_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         125.000     122.424    RAMB36_X1Y1      top_arty7/dccm/dccm/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         125.000     122.424    RAMB36_X0Y3      top_arty7/iccm/iccm/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         125.000     122.424    RAMB36_X0Y1      top_arty7/iccm/iccm/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         125.000     122.424    RAMB36_X1Y0      top_arty7/dccm/dccm/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         125.000     122.424    RAMB36_X2Y1      top_arty7/dccm/dccm/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         125.000     122.424    RAMB36_X2Y0      top_arty7/dccm/dccm/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         125.000     122.424    RAMB36_X0Y0      top_arty7/iccm/iccm/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         125.000     122.424    RAMB36_X0Y2      top_arty7/iccm/iccm/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0    valid_q_reg[2]_i_1/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y13     top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y13     top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y9      top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y10     top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X30Y10     top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      116.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.382ns  (required time - arrival time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 0.718ns (8.982%)  route 7.276ns (91.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 123.503 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.565    -0.902    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          2.864     2.381    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.299     2.680 f  top_arty7/reset_manager/gen_intermediate_val_reg[0].imd_val_q[0][6]_i_2/O
                         net (fo=126, routed)         4.412     7.092    top_arty7/dccm/data_mem/u_sramreqfifo/rst_fq_reg
    SLICE_X48Y3          FDCE                                         f  top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.454   123.503    top_arty7/dccm/data_mem/u_sramreqfifo/clk_out1
    SLICE_X48Y3          FDCE                                         r  top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
                         clock pessimism              0.492   123.994    
                         clock uncertainty           -0.115   123.879    
    SLICE_X48Y3          FDCE (Recov_fdce_C_CLR)     -0.405   123.474    top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                        123.474    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                116.382    

Slack (MET) :             116.382ns  (required time - arrival time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 0.718ns (8.982%)  route 7.276ns (91.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 123.503 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.565    -0.902    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          2.864     2.381    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.299     2.680 f  top_arty7/reset_manager/gen_intermediate_val_reg[0].imd_val_q[0][6]_i_2/O
                         net (fo=126, routed)         4.412     7.092    top_arty7/dccm/data_mem/u_sramreqfifo/rst_fq_reg
    SLICE_X48Y3          FDCE                                         f  top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.454   123.503    top_arty7/dccm/data_mem/u_sramreqfifo/clk_out1
    SLICE_X48Y3          FDCE                                         r  top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[1]/C
                         clock pessimism              0.492   123.994    
                         clock uncertainty           -0.115   123.879    
    SLICE_X48Y3          FDCE (Recov_fdce_C_CLR)     -0.405   123.474    top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                        123.474    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                116.382    

Slack (MET) :             116.387ns  (required time - arrival time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 0.718ns (8.987%)  route 7.272ns (91.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 123.503 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.565    -0.902    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          2.864     2.381    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.299     2.680 f  top_arty7/reset_manager/gen_intermediate_val_reg[0].imd_val_q[0][6]_i_2/O
                         net (fo=126, routed)         4.408     7.088    top_arty7/dccm/data_mem/u_sramreqfifo/rst_fq_reg
    SLICE_X49Y3          FDCE                                         f  top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.454   123.503    top_arty7/dccm/data_mem/u_sramreqfifo/clk_out1
    SLICE_X49Y3          FDCE                                         r  top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[2]/C
                         clock pessimism              0.492   123.994    
                         clock uncertainty           -0.115   123.879    
    SLICE_X49Y3          FDCE (Recov_fdce_C_CLR)     -0.405   123.474    top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                        123.474    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                116.387    

Slack (MET) :             116.387ns  (required time - arrival time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 0.718ns (8.987%)  route 7.272ns (91.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 123.503 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.565    -0.902    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          2.864     2.381    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.299     2.680 f  top_arty7/reset_manager/gen_intermediate_val_reg[0].imd_val_q[0][6]_i_2/O
                         net (fo=126, routed)         4.408     7.088    top_arty7/dccm/data_mem/u_sramreqfifo/rst_fq_reg
    SLICE_X49Y3          FDCE                                         f  top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.454   123.503    top_arty7/dccm/data_mem/u_sramreqfifo/clk_out1
    SLICE_X49Y3          FDCE                                         r  top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[2]/C
                         clock pessimism              0.492   123.994    
                         clock uncertainty           -0.115   123.879    
    SLICE_X49Y3          FDCE (Recov_fdce_C_CLR)     -0.405   123.474    top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                        123.474    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                116.387    

Slack (MET) :             116.419ns  (required time - arrival time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/intr_controller/u_reg/u_threshold0/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 0.718ns (9.021%)  route 7.241ns (90.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 123.505 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.565    -0.902    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          2.864     2.381    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.299     2.680 f  top_arty7/reset_manager/gen_intermediate_val_reg[0].imd_val_q[0][6]_i_2/O
                         net (fo=126, routed)         4.377     7.057    top_arty7/intr_controller/u_reg/u_threshold0/rst_fq_reg
    SLICE_X57Y4          FDCE                                         f  top_arty7/intr_controller/u_reg/u_threshold0/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.456   123.505    top_arty7/intr_controller/u_reg/u_threshold0/clk_out1
    SLICE_X57Y4          FDCE                                         r  top_arty7/intr_controller/u_reg/u_threshold0/q_reg[0]/C
                         clock pessimism              0.492   123.996    
                         clock uncertainty           -0.115   123.881    
    SLICE_X57Y4          FDCE (Recov_fdce_C_CLR)     -0.405   123.476    top_arty7/intr_controller/u_reg/u_threshold0/q_reg[0]
  -------------------------------------------------------------------
                         required time                        123.476    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                116.419    

Slack (MET) :             116.419ns  (required time - arrival time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/intr_controller/u_reg/u_threshold0/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 0.718ns (9.021%)  route 7.241ns (90.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 123.505 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.565    -0.902    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          2.864     2.381    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.299     2.680 f  top_arty7/reset_manager/gen_intermediate_val_reg[0].imd_val_q[0][6]_i_2/O
                         net (fo=126, routed)         4.377     7.057    top_arty7/intr_controller/u_reg/u_threshold0/rst_fq_reg
    SLICE_X57Y4          FDCE                                         f  top_arty7/intr_controller/u_reg/u_threshold0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.456   123.505    top_arty7/intr_controller/u_reg/u_threshold0/clk_out1
    SLICE_X57Y4          FDCE                                         r  top_arty7/intr_controller/u_reg/u_threshold0/q_reg[1]/C
                         clock pessimism              0.492   123.996    
                         clock uncertainty           -0.115   123.881    
    SLICE_X57Y4          FDCE (Recov_fdce_C_CLR)     -0.405   123.476    top_arty7/intr_controller/u_reg/u_threshold0/q_reg[1]
  -------------------------------------------------------------------
                         required time                        123.476    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                116.419    

Slack (MET) :             116.419ns  (required time - arrival time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/intr_controller/u_reg/u_threshold0/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 0.718ns (9.021%)  route 7.241ns (90.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 123.505 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.565    -0.902    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          2.864     2.381    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.299     2.680 f  top_arty7/reset_manager/gen_intermediate_val_reg[0].imd_val_q[0][6]_i_2/O
                         net (fo=126, routed)         4.377     7.057    top_arty7/intr_controller/u_reg/u_threshold0/rst_fq_reg
    SLICE_X57Y4          FDCE                                         f  top_arty7/intr_controller/u_reg/u_threshold0/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.456   123.505    top_arty7/intr_controller/u_reg/u_threshold0/clk_out1
    SLICE_X57Y4          FDCE                                         r  top_arty7/intr_controller/u_reg/u_threshold0/q_reg[2]/C
                         clock pessimism              0.492   123.996    
                         clock uncertainty           -0.115   123.881    
    SLICE_X57Y4          FDCE (Recov_fdce_C_CLR)     -0.405   123.476    top_arty7/intr_controller/u_reg/u_threshold0/q_reg[2]
  -------------------------------------------------------------------
                         required time                        123.476    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                116.419    

Slack (MET) :             116.490ns  (required time - arrival time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 0.718ns (9.036%)  route 7.228ns (90.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 123.491 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.565    -0.902    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          3.480     2.998    top_arty7/reset_manager/system_rst_ni
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.299     3.297 f  top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q[1][22]_i_1/O
                         net (fo=126, routed)         3.748     7.045    top_arty7/inst_mem/u_sramreqfifo/rst_fq_reg
    SLICE_X35Y13         FDCE                                         f  top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.442   123.491    top_arty7/inst_mem/u_sramreqfifo/clk_out1
    SLICE_X35Y13         FDCE                                         r  top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[1]/C
                         clock pessimism              0.564   124.054    
                         clock uncertainty           -0.115   123.939    
    SLICE_X35Y13         FDCE (Recov_fdce_C_CLR)     -0.405   123.534    top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                        123.534    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                116.490    

Slack (MET) :             116.490ns  (required time - arrival time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 0.718ns (9.036%)  route 7.228ns (90.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 123.491 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.565    -0.902    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          3.480     2.998    top_arty7/reset_manager/system_rst_ni
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.299     3.297 f  top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q[1][22]_i_1/O
                         net (fo=126, routed)         3.748     7.045    top_arty7/inst_mem/u_sramreqfifo/rst_fq_reg
    SLICE_X35Y13         FDCE                                         f  top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.442   123.491    top_arty7/inst_mem/u_sramreqfifo/clk_out1
    SLICE_X35Y13         FDCE                                         r  top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
                         clock pessimism              0.564   124.054    
                         clock uncertainty           -0.115   123.939    
    SLICE_X35Y13         FDCE (Recov_fdce_C_CLR)     -0.405   123.534    top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                        123.534    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                116.490    

Slack (MET) :             116.490ns  (required time - arrival time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 0.718ns (9.036%)  route 7.228ns (90.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 123.491 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.565    -0.902    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          3.480     2.998    top_arty7/reset_manager/system_rst_ni
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.299     3.297 f  top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q[1][22]_i_1/O
                         net (fo=126, routed)         3.748     7.045    top_arty7/inst_mem/u_sramreqfifo/rst_fq_reg
    SLICE_X35Y13         FDCE                                         f  top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   126.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   120.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   122.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.442   123.491    top_arty7/inst_mem/u_sramreqfifo/clk_out1
    SLICE_X35Y13         FDCE                                         r  top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[1]/C
                         clock pessimism              0.564   124.054    
                         clock uncertainty           -0.115   123.939    
    SLICE_X35Y13         FDCE (Recov_fdce_C_CLR)     -0.405   123.534    top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                        123.534    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                116.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/u_top/u_core/cs_registers_i/u_mcause_csr/rdata_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.227ns (10.982%)  route 1.840ns (89.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.563    -0.584    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          1.358     0.902    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.099     1.001 f  top_arty7/reset_manager/gen_intermediate_val_reg[0].imd_val_q[0][6]_i_2/O
                         net (fo=126, routed)         0.482     1.483    top_arty7/u_top/u_core/cs_registers_i/u_mcause_csr/rst_fq_reg_0
    SLICE_X61Y23         FDCE                                         f  top_arty7/u_top/u_core/cs_registers_i/u_mcause_csr/rdata_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.013    -0.641    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.056    -0.585 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.236    -0.349    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.320 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         0.849     0.528    top_arty7/u_top/u_core/cs_registers_i/u_mcause_csr/clk
    SLICE_X61Y23         FDCE                                         r  top_arty7/u_top/u_core/cs_registers_i/u_mcause_csr/rdata_q_reg[0]/C
                         clock pessimism              0.508     1.036    
    SLICE_X61Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.944    top_arty7/u_top/u_core/cs_registers_i/u_mcause_csr/rdata_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.227ns (10.418%)  route 1.952ns (89.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.527ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.563    -0.584    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          1.358     0.902    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.099     1.001 f  top_arty7/reset_manager/gen_intermediate_val_reg[0].imd_val_q[0][6]_i_2/O
                         net (fo=126, routed)         0.594     1.595    top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/rst_fq_reg_2
    SLICE_X61Y25         FDCE                                         f  top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.013    -0.641    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.056    -0.585 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.236    -0.349    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.320 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         0.848     0.527    top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/clk
    SLICE_X61Y25         FDCE                                         r  top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[4]/C
                         clock pessimism              0.508     1.035    
    SLICE_X61Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.943    top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.227ns (10.310%)  route 1.975ns (89.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.563    -0.584    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          1.359     0.903    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.099     1.002 f  top_arty7/reset_manager/valid_req_q_i_1/O
                         net (fo=126, routed)         0.616     1.618    top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/rst_fq_reg_3
    SLICE_X62Y25         FDCE                                         f  top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.013    -0.641    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.056    -0.585 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.236    -0.349    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.320 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         0.850     0.529    top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/clk
    SLICE_X62Y25         FDCE                                         r  top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[3]/C
                         clock pessimism              0.508     1.037    
    SLICE_X62Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.945    top_arty7/u_top/u_core/cs_registers_i/u_dscratch0_csr/rdata_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.227ns (10.113%)  route 2.018ns (89.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.563    -0.584    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          1.358     0.902    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.099     1.001 f  top_arty7/reset_manager/gen_intermediate_val_reg[0].imd_val_q[0][6]_i_2/O
                         net (fo=126, routed)         0.660     1.660    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rst_fq_reg_4
    SLICE_X60Y26         FDCE                                         f  top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.013    -0.641    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.056    -0.585 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.236    -0.349    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.320 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         0.849     0.528    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/clk
    SLICE_X60Y26         FDCE                                         r  top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[0]/C
                         clock pessimism              0.508     1.036    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.969    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.227ns (10.113%)  route 2.018ns (89.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.563    -0.584    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          1.358     0.902    top_arty7/reset_manager/system_rst_ni
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.099     1.001 f  top_arty7/reset_manager/gen_intermediate_val_reg[0].imd_val_q[0][6]_i_2/O
                         net (fo=126, routed)         0.660     1.660    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rst_fq_reg_4
    SLICE_X60Y26         FDCE                                         f  top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.013    -0.641    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.056    -0.585 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.236    -0.349    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.320 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         0.849     0.528    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/clk
    SLICE_X60Y26         FDCE                                         r  top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[4]/C
                         clock pessimism              0.508     1.036    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.969    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.227ns (10.009%)  route 2.041ns (89.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.563    -0.584    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          1.605     1.149    top_arty7/reset_manager/system_rst_ni
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.099     1.248 f  top_arty7/reset_manager/mcountinhibit_q[2]_i_2/O
                         net (fo=130, routed)         0.436     1.684    top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/rst_fq_reg
    SLICE_X64Y39         FDCE                                         f  top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.013    -0.641    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.056    -0.585 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.236    -0.349    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.320 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         0.864     0.543    top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/clk
    SLICE_X64Y39         FDCE                                         r  top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[18]/C
                         clock pessimism              0.508     1.051    
    SLICE_X64Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.984    top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.227ns (10.009%)  route 2.041ns (89.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.563    -0.584    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          1.605     1.149    top_arty7/reset_manager/system_rst_ni
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.099     1.248 f  top_arty7/reset_manager/mcountinhibit_q[2]_i_2/O
                         net (fo=130, routed)         0.436     1.684    top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/rst_fq_reg
    SLICE_X64Y39         FDCE                                         f  top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.013    -0.641    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.056    -0.585 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.236    -0.349    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.320 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         0.864     0.543    top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/clk
    SLICE_X64Y39         FDCE                                         r  top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[26]/C
                         clock pessimism              0.508     1.051    
    SLICE_X64Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.984    top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.227ns (10.009%)  route 2.041ns (89.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.563    -0.584    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          1.605     1.149    top_arty7/reset_manager/system_rst_ni
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.099     1.248 f  top_arty7/reset_manager/mcountinhibit_q[2]_i_2/O
                         net (fo=130, routed)         0.436     1.684    top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/rst_fq_reg
    SLICE_X64Y39         FDCE                                         f  top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.013    -0.641    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.056    -0.585 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.236    -0.349    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.320 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         0.864     0.543    top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/clk
    SLICE_X64Y39         FDCE                                         r  top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[29]/C
                         clock pessimism              0.508     1.051    
    SLICE_X64Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.984    top_arty7/u_top/u_core/cs_registers_i/minstret_counter_i/counter_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.227ns (10.147%)  route 2.010ns (89.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.563    -0.584    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          1.401     0.944    top_arty7/reset_manager/system_rst_ni
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.099     1.043 f  top_arty7/reset_manager/store_err_q_i_2/O
                         net (fo=126, routed)         0.610     1.653    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rst_fq_reg_1
    SLICE_X62Y24         FDCE                                         f  top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.013    -0.641    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.056    -0.585 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.236    -0.349    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.320 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         0.850     0.529    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/clk
    SLICE_X62Y24         FDCE                                         r  top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[11]/C
                         clock pessimism              0.508     1.037    
    SLICE_X62Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.945    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 top_arty7/reset_manager/rst_fq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.227ns (10.147%)  route 2.010ns (89.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        0.563    -0.584    top_arty7/reset_manager/clk_out1
    SLICE_X31Y10         FDRE                                         r  top_arty7/reset_manager/rst_fq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  top_arty7/reset_manager/rst_fq_reg/Q
                         net (fo=21, routed)          1.401     0.944    top_arty7/reset_manager/system_rst_ni
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.099     1.043 f  top_arty7/reset_manager/store_err_q_i_2/O
                         net (fo=126, routed)         0.610     1.653    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rst_fq_reg_1
    SLICE_X62Y24         FDCE                                         f  top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=2763, routed)        1.013    -0.641    top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/clk_out1
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.056    -0.585 r  top_arty7/u_top/u_core/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_3/O
                         net (fo=1, routed)           0.236    -0.349    top_arty7_n_18
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.320 r  valid_q_reg[2]_i_1/O
                         net (fo=960, routed)         0.850     0.529    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/clk
    SLICE_X62Y24         FDCE                                         r  top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[12]/C
                         clock pessimism              0.508     1.037    
    SLICE_X62Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.945    top_arty7/u_top/u_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.708    





