$date
	Sun Oct 23 02:55:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#339127
b11010 !
1"
#339130
b11010 &
b11010 %
1$
#339131
0"
#339134
b1101 &
b1101 %
#339138
b101000 &
b101000 %
#339142
b10100 &
b10100 %
#339146
b1010 &
b1010 %
#339150
b101 &
b101 %
#339154
b10000 &
b10000 %
#339158
b1000 &
b1000 %
#339162
b100 &
b100 %
#339166
b10 &
b10 %
#339170
b1 &
b1 %
1#
#339174
b0 &
0#
b0 %
0$
#1314315
b1010 !
1"
#1314318
b1010 &
b1010 %
1$
#1314319
0"
#1314322
b101 &
b101 %
#1314326
b10000 &
b10000 %
#1314330
b1000 &
b1000 %
#1314334
b100 &
b100 %
#1314338
b10 &
b10 %
#1314342
b1 &
1#
b1 %
#1314346
b0 &
b0 %
0#
0$
#2351823
b11000 !
1"
#2351826
b11000 &
b11000 %
1$
#2351827
0"
#2351830
b1100 &
b1100 %
#2351834
b110 &
b110 %
#2351838
b11 &
b11 %
#2351842
b1010 &
b1010 %
#2351846
b101 &
b101 %
#2351850
b10000 &
b10000 %
#2351854
b1000 &
b1000 %
#2351858
b100 &
b100 %
#2351862
b10 &
b10 %
#2351866
b1 &
b1 %
1#
#2351870
b0 &
0#
b0 %
0$
#4500012
