[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677414 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 59 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677414 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677414 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 13628076 heartbeat IPC: 1.005 cumulative IPC: 1.005 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 24309838 heartbeat IPC: 0.9362 cumulative IPC: 0.9693 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 36240956 heartbeat IPC: 0.8381 cumulative IPC: 0.9213 (Simulation time: 00 hr 05 min 59 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 42339914 cumulative IPC: 0.9447 (Simulation time: 00 hr 07 min 32 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 42339914 cumulative IPC: 0.9447 (Simulation time: 00 hr 07 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9447 instructions: 40000000 cycles: 42339914
CPU 0 Branch Prediction Accuracy: 94.51% MPKI: 15.31 Average ROB Occupancy at Mispredict: 24.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 10.77
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     458066 HIT:     420340 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     458066 HIT:     420340 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 303.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685701 HIT:     467924 MISS:     217777 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     360269 HIT:     292358 MISS:      67911 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96764 HIT:       6279 MISS:      90485 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142788 HIT:     142462 MISS:        326 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85880 HIT:      26825 MISS:      59055 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 141.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6464503 HIT:    6382416 MISS:      82087 MSHR_MERGE:      24392
cpu0->cpu0_L1I LOAD         ACCESS:    6464503 HIT:    6382416 MISS:      82087 MSHR_MERGE:      24392
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.15 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13395022 HIT:   12389166 MISS:    1005856 MSHR_MERGE:     520635
cpu0->cpu0_L1D LOAD         ACCESS:    8289053 HIT:    7766120 MISS:     522933 MSHR_MERGE:     220357
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5012336 HIT:    4616749 MISS:     395587 MSHR_MERGE:     298822
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93633 HIT:       6297 MISS:      87336 MSHR_MERGE:       1456
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5549578 HIT:    5439287 MISS:     110291 MSHR_MERGE:      49118
cpu0->cpu0_ITLB LOAD         ACCESS:    5549578 HIT:    5439287 MISS:     110291 MSHR_MERGE:      49118
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.366 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12715071 HIT:   12011938 MISS:     703133 MSHR_MERGE:     306240
cpu0->cpu0_DTLB LOAD         ACCESS:   12715071 HIT:   12011938 MISS:     703133 MSHR_MERGE:     306240
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.6 cycles
cpu0->LLC TOTAL        ACCESS:     335511 HIT:     195304 MISS:     140207 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67911 HIT:      36957 MISS:      30954 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90485 HIT:      11131 MISS:      79354 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118060 HIT:     117960 MISS:        100 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59055 HIT:      29256 MISS:      29799 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 195.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1327
  ROW_BUFFER_MISS:     138778
  AVG DBUS CONGESTED CYCLE: 11.78
Channel 0 WQ ROW_BUFFER_HIT:      12916
  ROW_BUFFER_MISS:      71734
  FULL:          0
Channel 0 REFRESHES ISSUED:       3528