# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/ip/kws_ap_faddfsub_2_full_dsp_32.vhd" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/ip/kws_ap_fadd_2_full_dsp_32.vhd" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/ip/kws_ap_fadd_2_no_dsp_32.vhd" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/ip/kws_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../wujiankws.ip_user_files/ipstatic/hdl/ip/kws_ap_fmul_2_max_dsp_32.vhd" \
"../../../../wujiankws.srcs/sources_1/ip/kws_0/sim/kws_0.vhd" \
"../../../../wujiankws.srcs/sources_1/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" \
"../../../../wujiankws.srcs/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd" \

# Do not sort compile order
nosort
