#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 29 15:32:58 2024
# Process ID: 7808
# Current directory: C:/vivado_proyects/roadtest/roadtest.runs/synth_1
# Command line: vivado.exe -log C7mod.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source C7mod.tcl
# Log file: C:/vivado_proyects/roadtest/roadtest.runs/synth_1/C7mod.vds
# Journal file: C:/vivado_proyects/roadtest/roadtest.runs/synth_1\vivado.jou
# Running On: DESKTOP-1UOSNSJ, OS: Windows, CPU Frequency: 2494 MHz, CPU Physical cores: 2, Host memory: 12438 MB
#-----------------------------------------------------------
source C7mod.tcl -notrace
create_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 467.797 ; gain = 183.051
Command: synth_design -top C7mod -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1294.320 ; gain = 439.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'C7mod' [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/TOP.vhd:17]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/vivado_proyects/roadtest/roadtest.runs/synth_1/.Xil/Vivado-7808-DESKTOP-1UOSNSJ/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'Clock' of component 'clk_wiz_0' [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/TOP.vhd:86]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/vivado_proyects/roadtest/roadtest.runs/synth_1/.Xil/Vivado-7808-DESKTOP-1UOSNSJ/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'X_BLKRAM_DP_2C_1WR_1R' declared at 'C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/RAM_XILINX_DP.vhd:6' bound to instance 'RAM' of component 'X_BLKRAM_DP_2C_1WR_1R' [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/TOP.vhd:91]
INFO: [Synth 8-638] synthesizing module 'X_BLKRAM_DP_2C_1WR_1R' [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/RAM_XILINX_DP.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'X_BLKRAM_DP_2C_1WR_1R' (0#1) [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/RAM_XILINX_DP.vhd:26]
INFO: [Synth 8-3491] module 'fsm_contador' declared at 'C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/fsm_contador.vhd:6' bound to instance 'FSM' of component 'fsm_contador' [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/TOP.vhd:103]
INFO: [Synth 8-638] synthesizing module 'fsm_contador' [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/fsm_contador.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'fsm_contador' (0#1) [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/fsm_contador.vhd:22]
INFO: [Synth 8-3491] module 'uart_MCU_12MHz' declared at 'C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/uart_MCU_12MHz .vhd:29' bound to instance 'MCU_uart' of component 'uart_MCU_12MHz' [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/TOP.vhd:114]
INFO: [Synth 8-638] synthesizing module 'uart_MCU_12MHz' [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/uart_MCU_12MHz .vhd:50]
INFO: [Synth 8-256] done synthesizing module 'uart_MCU_12MHz' (0#1) [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/uart_MCU_12MHz .vhd:50]
INFO: [Synth 8-256] done synthesizing module 'C7mod' (0#1) [C:/vivado_proyects/roadtest/roadtest.srcs/sources_1/TOP.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1409.602 ; gain = 554.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1409.602 ; gain = 554.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1409.602 ; gain = 554.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1409.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/vivado_proyects/roadtest/roadtest.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clock'
Finished Parsing XDC File [c:/vivado_proyects/roadtest/roadtest.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clock'
Parsing XDC File [C:/vivado_proyects/roadtest/roadtest.srcs/constrs_1/new/CMOD S7.xdc]
Finished Parsing XDC File [C:/vivado_proyects/roadtest/roadtest.srcs/constrs_1/new/CMOD S7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/vivado_proyects/roadtest/roadtest.srcs/constrs_1/new/CMOD S7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/C7mod_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/C7mod_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1444.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1444.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin. (constraint file  c:/vivado_proyects/roadtest/roadtest.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin. (constraint file  c:/vivado_proyects/roadtest/roadtest.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for Clock. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'qp_reg' in module 'fsm_contador'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                             0000 |                             0000
                 iSTATE4 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                 iSTATE8 |                             0101 |                             0110
                 iSTATE6 |                             0110 |                             0111
                 iSTATE9 |                             0111 |                             1000
                 iSTATE7 |                             1000 |                             1001
                 iSTATE3 |                             1001 |                             1010
                 iSTATE2 |                             1010 |                             1011
                iSTATE10 |                             1011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'qp_reg' using encoding 'sequential' in module 'fsm_contador'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	            1024K Bit	(131072 X 8 bit)          RAMs := 1     
+---Muxes : 
	  12 Input   17 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	  12 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|C7mod       | RAM/RAM_MEM_reg | 128 K x 8(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:02:35 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|C7mod       | RAM/RAM_MEM_reg | 128 K x 8(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/RAM_MEM_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:02 ; elapsed = 00:03:07 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:02 ; elapsed = 00:03:07 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:02 ; elapsed = 00:03:07 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:02 ; elapsed = 00:03:07 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:03 ; elapsed = 00:03:07 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:03 ; elapsed = 00:03:08 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |     4|
|3     |LUT1           |     1|
|4     |LUT2           |     2|
|5     |LUT3           |   490|
|6     |LUT4           |    12|
|7     |LUT5           |    56|
|8     |LUT6           |    18|
|9     |RAMB36E1       |    32|
|11    |FDCE           |   521|
|12    |FDPE           |     1|
|13    |FDRE           |    20|
|14    |IBUF           |     2|
|15    |OBUF           |     4|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:03 ; elapsed = 00:03:08 . Memory (MB): peak = 1444.930 ; gain = 589.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:00 ; elapsed = 00:02:57 . Memory (MB): peak = 1444.930 ; gain = 554.566
Synthesis Optimization Complete : Time (s): cpu = 00:03:03 ; elapsed = 00:03:08 . Memory (MB): peak = 1444.930 ; gain = 589.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1444.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'C7mod' is not ideal for floorplanning, since the cellview 'fsm_contador' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1444.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2e359f91
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:31 ; elapsed = 00:03:41 . Memory (MB): peak = 1444.930 ; gain = 965.781
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1444.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/vivado_proyects/roadtest/roadtest.runs/synth_1/C7mod.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file C7mod_utilization_synth.rpt -pb C7mod_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 15:37:34 2024...
