`include "defines.v"
module i_tcReset(
	input [`tcNumbers-1:0] resets,
	input [`tcNumbers-1:0] resetOut,
	input tcResetEn, resetIn,
	input [`tcAddrLen-1:0] tcAddr,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET
);

assert property(@(posedge tcResetEn) (resetIn == 1) |-> (resetOut[tcAddr] == 1)); assert property(@(posedge tcResetEn) (resetIn == 0) |-> (resetOut[tcAddr] == 0));
endmodule