/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_eq_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:08p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:29:22 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_ds_eq_1.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:08p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DS_EQ_1_H__
#define BCHP_DS_EQ_1_H__

/***************************************************************************
 *DS_EQ_1 - Cable Equalizer Registers 1
 ***************************************************************************/
#define BCHP_DS_EQ_1_CTL                         0x04c40c00 /* Equalizer Control Register */
#define BCHP_DS_EQ_1_CWC                         0x04c40c04 /* CWC Control Register */
#define BCHP_DS_EQ_1_CWC_FSBAUD                  0x04c40c08 /* CWC BAUD SAMPLE RATE */
#define BCHP_DS_EQ_1_CWC_FSCARR                  0x04c40c0c /* CWC CARRIER SAMPLE RATE */
#define BCHP_DS_EQ_1_FFE                         0x04c40c10 /* FFE Control Register */
#define BCHP_DS_EQ_1_DFE                         0x04c40c14 /* DFE Control Register */
#define BCHP_DS_EQ_1_CMA                         0x04c40c18 /* Equalizer CMA Modulus Control Register */
#define BCHP_DS_EQ_1_RCA                         0x04c40c1c /* Equalizer RCA Gain Control Register */
#define BCHP_DS_EQ_1_FMTHR                       0x04c40c20 /* Equalizer Main Tap Threshold Control Register */
#define BCHP_DS_EQ_1_LEAK                        0x04c40c24 /* Equalizer Leakage Control Register */
#define BCHP_DS_EQ_1_SOFT                        0x04c40c28 /* Equalizer Soft Decision Value */
#define BCHP_DS_EQ_1_SGEQ                        0x04c40c2c /* Equalizer Signature Analyzer */
#define BCHP_DS_EQ_1_CPL                         0x04c40c30 /* Carrier Phase Loop Control */
#define BCHP_DS_EQ_1_CPLC                        0x04c40c34 /* Carrier Phase Loop Coefficients */
#define BCHP_DS_EQ_1_CPLSWP                      0x04c40c38 /* Carrier Phase Loop Sweep */
#define BCHP_DS_EQ_1_CPLI                        0x04c40c3c /* Carrier Phase Loop Integrator */
#define BCHP_DS_EQ_1_CPLPA                       0x04c40c40 /* Carrier Phase Loop Phase Accumulator */
#define BCHP_DS_EQ_1_CPLFO                       0x04c40c44 /* Carrier Phase Loop Filter Output */
#define BCHP_DS_EQ_1_SNR                         0x04c40c48 /* Slicer SNR */
#define BCHP_DS_EQ_1_SNRHT                       0x04c40c4c /* Slicer SNR High Threshold */
#define BCHP_DS_EQ_1_SNRLT                       0x04c40c50 /* Slicer SNR Low Threshold */
#define BCHP_DS_EQ_1_CLD                         0x04c40c54 /* Carrier Lock Detector */
#define BCHP_DS_EQ_1_CLDHT                       0x04c40c58 /* Carrier Lock Detector High Threshold */
#define BCHP_DS_EQ_1_CLDLT                       0x04c40c5c /* Carrier Lock Detector Low Threshold */
#define BCHP_DS_EQ_1_CLDA                        0x04c40c60 /* Carrier Lock Detector Accumulator */
#define BCHP_DS_EQ_1_CLDC                        0x04c40c64 /* Carrier Lock Detector Maximum Count Control */
#define BCHP_DS_EQ_1_CLDCI                       0x04c40c68 /* Carrier Lock Detector Counter */
#define BCHP_DS_EQ_1_CWC_LEAK                    0x04c40c6c /* CWC LEAK Control Register */
#define BCHP_DS_EQ_1_CWC_FIN1                    0x04c40c70 /* CWC 1st tap non-baud-related frequency in MHz */
#define BCHP_DS_EQ_1_CWC_FIN2                    0x04c40c74 /* CWC 2nd tap non-baud-related frequency in MHz */
#define BCHP_DS_EQ_1_CWC_FIN3                    0x04c40c78 /* CWC 3rd tap non-baud-related frequency in MHz */
#define BCHP_DS_EQ_1_CWC_FIN4                    0x04c40c7c /* CWC 4th tap non-baud-related frequency in MHz */
#define BCHP_DS_EQ_1_CWC_FOFS1                   0x04c40c80 /* CWC 1st tap baud-related frequency offset control word */
#define BCHP_DS_EQ_1_CWC_FOFS2                   0x04c40c84 /* CWC 2nd tap baud-related frequency offset control word */
#define BCHP_DS_EQ_1_CWC_FOFS3                   0x04c40c88 /* CWC 3rd tap non-baud-related frequency offset */
#define BCHP_DS_EQ_1_CWC_FOFS4                   0x04c40c8c /* CWC 4th tap non-baud-related frequency offset */
#define BCHP_DS_EQ_1_CWC_LFC1                    0x04c40c90 /* CWC 1st tap phase/freq loop filter control */
#define BCHP_DS_EQ_1_CWC_LFC2                    0x04c40c94 /* CWC 2nd tap phase/freq loop filter control */
#define BCHP_DS_EQ_1_CWC_LFC3                    0x04c40c98 /* CWC 3rd tap phase/freq loop filter control */
#define BCHP_DS_EQ_1_CWC_LFC4                    0x04c40c9c /* CWC 4th tap phase/freq loop filter control */
#define BCHP_DS_EQ_1_IMC                         0x04c40ca0 /* Image Canceller Control Register */
#define BCHP_DS_EQ_1_AGC                         0x04c40ca4 /* Equalizer DD-AGC Loop Control */
#define BCHP_DS_EQ_1_AGCC                        0x04c40ca8 /* Carrier Phase Loop Coefficients */
#define BCHP_DS_EQ_1_AGCI                        0x04c40cac /* Equalizer DD-AGC Loop Integrator */
#define BCHP_DS_EQ_1_AGCPA                       0x04c40cb0 /* Equalizer DD-AGC Loop Phase Accumulator */
#define BCHP_DS_EQ_1_AGCFO                       0x04c40cb4 /* Equalizer DD-AGC Loop Filter Output */
#define BCHP_DS_EQ_1_FN                          0x04c40cb8 /* Equalizer FN Modulus Control Register */
#define BCHP_DS_EQ_1_POWER                       0x04c40cbc /* Equalizer Input Power Estimator Register */
#define BCHP_DS_EQ_1_FFEU0                       0x04c40d00 /* FFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL0                       0x04c40d04 /* FFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU1                       0x04c40d08 /* FFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL1                       0x04c40d0c /* FFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU2                       0x04c40d10 /* FFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL2                       0x04c40d14 /* FFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU3                       0x04c40d18 /* FFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL3                       0x04c40d1c /* FFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU4                       0x04c40d20 /* FFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL4                       0x04c40d24 /* FFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU5                       0x04c40d28 /* FFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL5                       0x04c40d2c /* FFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU6                       0x04c40d30 /* FFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL6                       0x04c40d34 /* FFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU7                       0x04c40d38 /* FFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL7                       0x04c40d3c /* FFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU8                       0x04c40d40 /* FFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL8                       0x04c40d44 /* FFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU9                       0x04c40d48 /* FFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL9                       0x04c40d4c /* FFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU10                      0x04c40d50 /* FFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL10                      0x04c40d54 /* FFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU11                      0x04c40d58 /* FFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL11                      0x04c40d5c /* FFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU12                      0x04c40d60 /* FFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL12                      0x04c40d64 /* FFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU13                      0x04c40d68 /* FFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL13                      0x04c40d6c /* FFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU14                      0x04c40d70 /* FFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL14                      0x04c40d74 /* FFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU15                      0x04c40d78 /* FFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL15                      0x04c40d7c /* FFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU16                      0x04c40d80 /* FFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL16                      0x04c40d84 /* FFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU17                      0x04c40d88 /* FFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL17                      0x04c40d8c /* FFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU18                      0x04c40d90 /* FFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL18                      0x04c40d94 /* FFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU19                      0x04c40d98 /* FFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL19                      0x04c40d9c /* FFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU20                      0x04c40da0 /* FFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL20                      0x04c40da4 /* FFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU21                      0x04c40da8 /* FFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL21                      0x04c40dac /* FFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU22                      0x04c40db0 /* FFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL22                      0x04c40db4 /* FFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU23                      0x04c40db8 /* FFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL23                      0x04c40dbc /* FFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU24                      0x04c40dc0 /* FFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL24                      0x04c40dc4 /* FFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU25                      0x04c40dc8 /* FFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL25                      0x04c40dcc /* FFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU26                      0x04c40dd0 /* FFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL26                      0x04c40dd4 /* FFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU27                      0x04c40dd8 /* FFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL27                      0x04c40ddc /* FFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU28                      0x04c40de0 /* FFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL28                      0x04c40de4 /* FFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU29                      0x04c40de8 /* FFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL29                      0x04c40dec /* FFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU30                      0x04c40df0 /* FFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL30                      0x04c40df4 /* FFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU31                      0x04c40df8 /* FFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL31                      0x04c40dfc /* FFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU32                      0x04c40e00 /* FFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL32                      0x04c40e04 /* FFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU33                      0x04c40e08 /* FFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL33                      0x04c40e0c /* FFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU34                      0x04c40e10 /* FFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL34                      0x04c40e14 /* FFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_FFEU35                      0x04c40e18 /* FFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_FFEL35                      0x04c40e1c /* FFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU0                       0x04c40e20 /* DFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL0                       0x04c40e24 /* DFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU1                       0x04c40e28 /* DFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL1                       0x04c40e2c /* DFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU2                       0x04c40e30 /* DFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL2                       0x04c40e34 /* DFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU3                       0x04c40e38 /* DFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL3                       0x04c40e3c /* DFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU4                       0x04c40e40 /* DFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL4                       0x04c40e44 /* DFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU5                       0x04c40e48 /* DFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL5                       0x04c40e4c /* DFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU6                       0x04c40e50 /* DFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL6                       0x04c40e54 /* DFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU7                       0x04c40e58 /* DFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL7                       0x04c40e5c /* DFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU8                       0x04c40e60 /* DFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL8                       0x04c40e64 /* DFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU9                       0x04c40e68 /* DFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL9                       0x04c40e6c /* DFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU10                      0x04c40e70 /* DFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL10                      0x04c40e74 /* DFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU11                      0x04c40e78 /* DFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL11                      0x04c40e7c /* DFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU12                      0x04c40e80 /* DFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL12                      0x04c40e84 /* DFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU13                      0x04c40e88 /* DFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL13                      0x04c40e8c /* DFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU14                      0x04c40e90 /* DFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL14                      0x04c40e94 /* DFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU15                      0x04c40e98 /* DFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL15                      0x04c40e9c /* DFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU16                      0x04c40ea0 /* DFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL16                      0x04c40ea4 /* DFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU17                      0x04c40ea8 /* DFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL17                      0x04c40eac /* DFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU18                      0x04c40eb0 /* DFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL18                      0x04c40eb4 /* DFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU19                      0x04c40eb8 /* DFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL19                      0x04c40ebc /* DFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU20                      0x04c40ec0 /* DFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL20                      0x04c40ec4 /* DFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU21                      0x04c40ec8 /* DFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL21                      0x04c40ecc /* DFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU22                      0x04c40ed0 /* DFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL22                      0x04c40ed4 /* DFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU23                      0x04c40ed8 /* DFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL23                      0x04c40edc /* DFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU24                      0x04c40ee0 /* DFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL24                      0x04c40ee4 /* DFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU25                      0x04c40ee8 /* DFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL25                      0x04c40eec /* DFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU26                      0x04c40ef0 /* DFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL26                      0x04c40ef4 /* DFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU27                      0x04c40ef8 /* DFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL27                      0x04c40efc /* DFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU28                      0x04c40f00 /* DFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL28                      0x04c40f04 /* DFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU29                      0x04c40f08 /* DFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL29                      0x04c40f0c /* DFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU30                      0x04c40f10 /* DFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL30                      0x04c40f14 /* DFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU31                      0x04c40f18 /* DFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL31                      0x04c40f1c /* DFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU32                      0x04c40f20 /* DFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL32                      0x04c40f24 /* DFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU33                      0x04c40f28 /* DFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL33                      0x04c40f2c /* DFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU34                      0x04c40f30 /* DFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL34                      0x04c40f34 /* DFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_DFEU35                      0x04c40f38 /* DFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_DFEL35                      0x04c40f3c /* DFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU0                       0x04c40f40 /* IMC Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL0                       0x04c40f44 /* IMC Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU1                       0x04c40f48 /* IMC Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL1                       0x04c40f4c /* IMC Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU2                       0x04c40f50 /* IMC Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL2                       0x04c40f54 /* IMC Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU3                       0x04c40f58 /* IMC Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL3                       0x04c40f5c /* IMC Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU4                       0x04c40f60 /* IMC Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL4                       0x04c40f64 /* IMC Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU5                       0x04c40f68 /* IMC Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL5                       0x04c40f6c /* IMC Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU6                       0x04c40f70 /* IMC Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL6                       0x04c40f74 /* IMC Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU7                       0x04c40f78 /* IMC Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL7                       0x04c40f7c /* IMC Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU8                       0x04c40f80 /* IMC Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL8                       0x04c40f84 /* IMC Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU9                       0x04c40f88 /* IMC Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL9                       0x04c40f8c /* IMC Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU10                      0x04c40f90 /* IMC Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL10                      0x04c40f94 /* IMC Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU11                      0x04c40f98 /* IMC Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL11                      0x04c40f9c /* IMC Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU12                      0x04c40fa0 /* IMC Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL12                      0x04c40fa4 /* IMC Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU13                      0x04c40fa8 /* IMC Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL13                      0x04c40fac /* IMC Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU14                      0x04c40fb0 /* IMC Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL14                      0x04c40fb4 /* IMC Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU15                      0x04c40fb8 /* IMC Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL15                      0x04c40fbc /* IMC Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU16                      0x04c40fc0 /* IMC Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL16                      0x04c40fc4 /* IMC Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU17                      0x04c40fc8 /* IMC Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL17                      0x04c40fcc /* IMC Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU18                      0x04c40fd0 /* IMC Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL18                      0x04c40fd4 /* IMC Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU19                      0x04c40fd8 /* IMC Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL19                      0x04c40fdc /* IMC Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU20                      0x04c40fe0 /* IMC Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL20                      0x04c40fe4 /* IMC Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU21                      0x04c40fe8 /* IMC Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL21                      0x04c40fec /* IMC Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU22                      0x04c40ff0 /* IMC Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL22                      0x04c40ff4 /* IMC Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU23                      0x04c40ff8 /* IMC Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL23                      0x04c40ffc /* IMC Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU24                      0x04c41000 /* IMC Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL24                      0x04c41004 /* IMC Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU25                      0x04c41008 /* IMC Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL25                      0x04c4100c /* IMC Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU26                      0x04c41010 /* IMC Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL26                      0x04c41014 /* IMC Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU27                      0x04c41018 /* IMC Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL27                      0x04c4101c /* IMC Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU28                      0x04c41020 /* IMC Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL28                      0x04c41024 /* IMC Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU29                      0x04c41028 /* IMC Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL29                      0x04c4102c /* IMC Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU30                      0x04c41030 /* IMC Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL30                      0x04c41034 /* IMC Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU31                      0x04c41038 /* IMC Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL31                      0x04c4103c /* IMC Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU32                      0x04c41040 /* IMC Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL32                      0x04c41044 /* IMC Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU33                      0x04c41048 /* IMC Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL33                      0x04c4104c /* IMC Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU34                      0x04c41050 /* IMC Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL34                      0x04c41054 /* IMC Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_IMCU35                      0x04c41058 /* IMC Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_EQ_1_IMCL35                      0x04c4105c /* IMC Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_EQ_1_CWC_INT1                    0x04c41060 /* CWC Tap 1 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_EQ_1_CWC_INT2                    0x04c41064 /* CWC Tap 2 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_EQ_1_CWC_INT3                    0x04c41068 /* CWC Tap 3 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_EQ_1_CWC_INT4                    0x04c4106c /* CWC Tap 4 Phase/Frequency Loop Integrator Register */

#endif /* #ifndef BCHP_DS_EQ_1_H__ */

/* End of File */
