<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>FMCOMMS11 HDL project &#8212; HDL  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../../_static/app.min.css?v=c218d0f6" />
    <link rel="stylesheet" type="text/css" href="../../_static/custom.css" />
    <script defer="" src="../../_static/app.umd.js?v=5e042acc"></script>
    <script async="async" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
    <link rel="icon" href="../../_static/icon.svg"/>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="JUPITER-SDR HDL Project" href="../jupiter_sdr/index.html" />
    <link rel="prev" title="FMCOMMS8 HDL reference design" href="../fmcomms8/index.html" />
   
  
  <meta name="repository" content="hdl">
  <meta name="version" content="">
  
    <meta name="page_source_suffix" content=".rst">
  
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head><body>
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button class="icon"></button>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com"></a>
        <div class="vertical-divider"></div>
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        <a id="logo" href="../../index.html">
          <div>HDL</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../../index.html" class="current">HDL</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div>
          <div class="localtoc-header"></div>
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">FMCOMMS11 HDL project</a><ul>
<li><a class="reference internal" href="#overview">Overview</a></li>
<li><a class="reference internal" href="#supported-boards">Supported boards</a></li>
<li><a class="reference internal" href="#supported-devices">Supported devices</a></li>
<li><a class="reference internal" href="#supported-carriers">Supported carriers</a></li>
<li><a class="reference internal" href="#block-design">Block design</a><ul>
<li><a class="reference internal" href="#block-diagram">Block diagram</a></li>
<li><a class="reference internal" href="#clock-scheme">Clock scheme</a></li>
<li><a class="reference internal" href="#configuration-modes">Configuration modes</a></li>
<li><a class="reference internal" href="#detailed-description">Detailed description</a></li>
<li><a class="reference internal" href="#cpu-memory-interconnects-addresses">CPU/Memory interconnects addresses</a></li>
<li><a class="reference internal" href="#spi-connections">SPI connections</a></li>
<li><a class="reference internal" href="#gpios">GPIOs</a></li>
<li><a class="reference internal" href="#interrupts">Interrupts</a></li>
</ul>
</li>
<li><a class="reference internal" href="#building-the-hdl-project">Building the HDL project</a></li>
<li><a class="reference internal" href="#resources">Resources</a><ul>
<li><a class="reference internal" href="#systems-related">Systems related</a></li>
<li><a class="reference internal" href="#hardware-related">Hardware related</a></li>
<li><a class="reference internal" href="#hdl-related">HDL related</a></li>
<li><a class="reference internal" href="#software-related">Software related</a></li>
</ul>
</li>
<li><a class="reference internal" href="#more-information">More information</a></li>
<li><a class="reference internal" href="#support">Support</a></li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
    <a id="logo" href="../../index.html">
      <img class="only-light" src="../../_static/HDL_logo_cropped.svg"/>
      <img class="only-dark" src="../../_static/HDL_logo_w_cropped.svg"/>
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../../index.html" class="current">HDL</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/index.html">User Guide</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_hdl.html">Build an HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_boot_bin.html">Build the BOOT.BIN</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_intel_boot_image.html">Build the Intel Boot Image</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/architecture.html">HDL architecture</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1-1" id="toctree-collapse-1-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/ip_cores/index.html">IP cores</a><label for="toctree-collapse-1-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/creating_new_ip.html">Creating a new IP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/use_adi_ips.html">Use ADI IPs into your own project</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/interfaces.html">Interfaces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_adc/index.html">Generic AXI ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_dac/index.html">Generic AXI DAC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/porting_project.html">Porting HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/hdl_coding_guidelines.html">HDL coding guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/contributing.html">Contributing to HDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/third_party.html">Third party forks</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2"/><div class="collapse"><a class="reference internal" href="../../library/index.html">IP Cores</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-1" id="toctree-collapse-2-1"/><div class="collapse"><a class="reference internal" href="../../library/i3c_controller/index.html">I3C Controller</a><label for="toctree-collapse-2-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/i3c_controller/i3c_controller_host_interface.html">Host Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/i3c_controller/i3c_controller_core.html">Core Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/i3c_controller/interface.html">Interface</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-2" id="toctree-collapse-2-2"/><div class="collapse"><a class="reference internal" href="../../library/jesd204/index.html">JESD204 Interface Framework</a><label for="toctree-collapse-2-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/generic_jesd_bds/index.html">Generic JESD204 block designs</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html">JESD204B/C Link Transmit Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html">JESD204B/C Link Receive Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_adc/index.html">ADC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html">DAC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/xgt_wizard/index.html">Xilinx FPGAs Transceivers Wizard</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/troubleshoot/troubleshoot_jesd204_tx.html">Troubleshooting JESD204 TX links</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3" id="toctree-collapse-2-3"/><div class="collapse"><a class="reference internal" href="../../library/spi_engine/index.html">SPI Engine</a><label for="toctree-collapse-2-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi_engine_execution.html">Execution Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/control-interface.html">Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/pipeline-delays.html">Pipeline Delays</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad35xxr/index.html">AXI AD35XXR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad408x/index.html">AXI AD408x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad485x/index.html">AXI AD485x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad7405/index.html">AXI AD7405</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad7606x/index.html">AXI AD7606x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad7616/index.html">AXI AD7616</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad7768/index.html">AXI AD7768</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad777x/index.html">AXI AD777x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9265/index.html">AXI AD9265</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9361/index.html">AXI AD9361</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9467/index.html">AXI AD9467</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9783/index.html">AXI AD9783</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9963/index.html">AXI AD9963</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ada4355/index.html">AXI ADA4355</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adaq8092/index.html">AXI ADAQ8092</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adrv9001/index.html">AXI ADRV9001</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ltc235x/index.html">AXI LTC235X</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ltc2387/index.html">AXI LTC2387</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/data_offload/index.html">Data Offload</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_dmac/index.html">AXI DMAC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_hdmi_rx/index.html">AXI HDMI RX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_hdmi_tx/index.html">AXI HDMI TX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adc_decimate/index.html">AXI ADC Decimate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adc_trigger/index.html">AXI ADC Trigger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adxcvr/index.html">AXI ADXCVR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_clkgen/index.html">AXI CLK Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_clock_monitor/index.html">AXI Clock Monitor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_dac_interpolate/index.html">AXI DAC Interpolate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_fan_control/index.html">AXI Fan Control</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_laser_driver/index.html">AXI Laser Driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_logic_analyzer/index.html">AXI Logic Analyzer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_pwm_gen/index.html">AXI PWM Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_sysid/index.html">AXI System ID</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_tdd/index.html">AXI TDD</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-4" id="toctree-collapse-2-4"/><div class="collapse"><a class="reference internal" href="../../library/cn0363/index.html">CN0363</a><label for="toctree-collapse-2-4"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/cn0363/cn0363_dma_sequencer.html">CN0363 DMA Sequencer</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/cn0363/cn0363_phase_data_sync.html">CN0363 Phase Data Sync</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../library/common/ad_dds/index.html">AD Direct Digital Synthesis</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/corundum/index.html">Corundum</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_axis_fifo/index.html">AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_axis_fifo_asym/index.html">Asymmetric AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_extract/index.html">Util Extract</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_mii_to_rmii/index.html">Util MII to RMII</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_pack/util_cpack2.html">Channel CPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_pack/util_upack2.html">Channel UPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_rfifo/index.html">Util RFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_sigma_delta_spi/index.html">Util Sigma Delta SPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_var_fifo/index.html">Util VAR FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_wfifo/index.html">Util WFIFO</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-5" id="toctree-collapse-2-5"/><div class="collapse"><a class="reference internal" href="../../library/xilinx/index.html">AMD Xilinx Specific IPs</a><label for="toctree-collapse-2-5"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/xilinx/util_adxcvr/index.html">UTIL_ADXCVR</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9144/index.html">AXI AD9144 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9371/index.html">AXI AD9371 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9643/index.html">AXI AD9643 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9671/index.html">AXI AD9671 (OBSOLETE)</a></li>
</ul>
</li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3" id="toctree-collapse-3" checked=""/><div class="collapse"><a class="reference internal" href="../index.html">Projects</a><label for="toctree-collapse-3"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../ad_gmsl2eth_sl/index.html">AD-GMSL2ETH-SL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad_quadmxfe1_ebz/index.html">AD-QUADMXFE1-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad353xr/index.html">AD353XR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad35xxr_evb/index.html">AD35XXR-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4052_ardz/index.html">AD4052-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad408x_fmc_evb/index.html">AD408X-FMC-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4110/index.html">AD4110-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad411x_ad717x/index.html">AD411x-AD717x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4134_fmc/index.html">AD4134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4170_asdz/index.html">AD4170-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4630_fmc/index.html">AD4630-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad469x_evb/index.html">AD469X-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad485x_fmcz/index.html">AD485X-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad488x_fmc_evb/index.html">AD488X-FMC-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad5758_sdz/index.html">AD5758-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad5766_sdz/index.html">AD5766-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad57xx_ardz/index.html">AD57XX-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad6676evb/index.html">AD6676EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7124_asdz/index.html">AD7124-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7134_fmc/index.html">AD7134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad719x_asdz/index.html">AD719X-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad738x_fmc/index.html">AD738X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7405_fmc/index.html">AD7405-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7606x_fmc/index.html">AD7606X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7616_sdz/index.html">AD7616-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad77681evb/index.html">AD7768-1-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7768evb/index.html">AD7768-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad777x_fmcz/index.html">AD777X-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9081_fmca_ebz/index.html">AD9081-FMCA-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9081_fmca_ebz_x_band/index.html">AD9081-FMCA-EBZ-X-BAND</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9083_evb/index.html">AD9083-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9084_ebz/index.html">AD9084-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad916x_fmc/index.html">AD916x-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9208_dual_ebz/index.html">AD9208-DUAL-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9209_fmca_ebz/index.html">AD9209-FMCA-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9213_dual_ebz/index.html">AD9213-DUAL-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9213_evb/index.html">AD9213-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9265_fmc/index.html">AD9265-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9434_fmc/index.html">AD9434-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9467_fmc/index.html">AD9467-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9656_fmc/index.html">AD9656-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9694_fmc/index.html">AD9694-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9695_fmc/index.html">AD9695-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9783_ebz/index.html">AD9783-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ada4355_fmc/index.html">ADA4355-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adaq7980_sdz/index.html">ADAQ7980-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adaq8092_fmc/index.html">ADAQ8092-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../admx6001_ebz/index.html">ADMX6001-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9001/index.html">ADRV9001</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9001_dual/index.html">ADRV9001-DUAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9009/index.html">ADRV9009</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9009zu11eg/index.html">ADRV9009-ZU11EG</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9026/index.html">ADRV9026</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv904x/index.html">ADRV904x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9361z7035/index.html">ADRV9361Z7035</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9364z7020/index.html">ADRV9364Z7020</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9371x/index.html">ADRV9371x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adv7511/index.html">ADV7511</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adv7513/index.html">ADV7513</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arradio/index.html">ARRADIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0363/index.html">CN0363</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0506/index.html">CN0506</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0540/index.html">CN0540</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0561/index.html">CN0561</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0577/index.html">CN0577</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0579/index.html">CN0579</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0585/index.html">CN0585</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dac_fmc_ebz/index.html">DAC-FMC-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../daq2/index.html">DAQ2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../daq3/index.html">DAQ3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dc2677a/index.html">DC2677A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcomms2/index.html">FMCOMMS2/3/4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcomms5/index.html">FMCOMMS5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcomms8/index.html">FMCOMMS8</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">FMCOMMS11</a></li>
<li class="toctree-l2"><a class="reference internal" href="../jupiter_sdr/index.html">JUPITER-SDR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../m2k/index.html">M2K</a></li>
<li class="toctree-l2"><a class="reference internal" href="../max96724/index.html">MAX96724</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pluto/index.html">PLUTO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pulsar_adc/index.html">PULSAR-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pulsar_lvds_adc/index.html">PULSAR-LVDS-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9739a_fmc/index.html">AD9739A-FMC (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad_fmclidar1_ebz/index.html">AD-FMCLIDAR1-EBZ (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcadc2/index.html">FMCADC2 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcadc5/index.html">FMCADC5 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fmcjesdadc1/index.html">FMCJESDADC1 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../imageon/index.html">IMAGEON (OBSOLETE)</a></li>
</ul>
</li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body-header">
    <nav class="breadcrumb">
        <ol>
          <li><a href="../index.html">Projects</a></li>
          </ol>
    </nav>
  </div>

          <div class="body" role="main">
            
  <section id="fmcomms11-hdl-project">
<span id="fmcomms11"></span><h1>FMCOMMS11 HDL project<a class="headerlink" href="#fmcomms11-hdl-project" title="Permalink to this heading"></a></h1>
<section id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Permalink to this heading"></a></h2>
<p>The HDL reference design is an embedded system built around a processor core
either ARM, NIOS-II or Microblaze. The high speed digital interface of the
converters is handled by the <a class="reference internal" href="../../library/jesd204/index.html#jesd204"><span class="std std-ref">JESD204B framework</span></a>.
Due to the system’s memory interface bandwidth limitation, there are
intermediary buffers in the both TX and RX data paths, in order to save and
push data using high data rates. In case of the ZC706 carrier board, the
RX buffer depth is 1Gbyte, and TX buffer depth is 1Mbyte. This depths can
be swapped if required.</p>
<p>By default, the <a class="icon adi reference external" href="https://www.analog.com/AD9162">AD9162</a> is configured in complex mode with 8 lanes (see
<a class="reference external" href="https://www.analog.com/media/en/technical-documentation/data-sheets/AD9161-9162.pdf">Table 16</a>
in data sheet), and the <a class="icon adi reference external" href="https://www.analog.com/AD9625">AD9625</a> is configured in generic operation mode
with 8 lanes (see
<a class="reference external" href="https://www.analog.com/media/en/technical-documentation/data-sheets/AD9625.pdf">Table 16</a>
in data sheet). Both JESD204 interfaces run in Subclass 0.</p>
<p>Other configurations can be used too, but the user needs to make sure that
all the parties (clock chip, converters and FPGA JESD204 IPs) of the interface
are reconfigured accordingly.</p>
</section>
<section id="supported-boards">
<h2>Supported boards<a class="headerlink" href="#supported-boards" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD-FMCOMMS11-EBZ">AD-FMCOMMS11-EBZ</a></p></li>
</ul>
</section>
<section id="supported-devices">
<h2>Supported devices<a class="headerlink" href="#supported-devices" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9162">AD9162</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9625">AD9625</a></p></li>
</ul>
</section>
<section id="supported-carriers">
<h2>Supported carriers<a class="headerlink" href="#supported-carriers" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="reference external" href="https://www.xilinx.com/ZC706">ZC706</a> on FMC HPC</p></li>
</ul>
</section>
<section id="block-design">
<h2>Block design<a class="headerlink" href="#block-design" title="Permalink to this heading"></a></h2>
<p>The data path consists of the shared transceivers, then are followed by the
individual JESD204B link and transport layer IP cores. The cores are
programmable through an AXI-lite interface. Both JESD204 interfaces run in
subclass 0.</p>
<p>The digital interface consists of 8 transmit and 8 receive lanes running at
9.8304Gbps and 4.9152Gbps respectively, by default. The transceivers interface
the DAC/ADC cores at 256bits &#64; 245.76MHz and 256bits &#64; 122.88MHz respectively.
The data is sent or received based on the configuration of separate transmit
and receive chains.</p>
<section id="block-diagram">
<h3>Block diagram<a class="headerlink" href="#block-diagram" title="Permalink to this heading"></a></h3>
<p>The data path and clock domains are depicted in the below diagram:</p>
<a class="reference internal image-reference" href="../../_images/fmcomms11_block_diagram.svg"><img alt="FMCOMMS11 block diagram" class="align-center" src="../../_images/fmcomms11_block_diagram.svg" width="1000" /></a>
<div><div class="collapsible docutils container">
<input class="collapsible_input" id="36152fef72b53b3cd55bbfa08332ddd7c873c955" name="36152fef72b53b3cd55bbfa08332ddd7c873c955" type="checkbox"></input><label for="36152fef72b53b3cd55bbfa08332ddd7c873c955"><p>Click here for details on the block diagram modules</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 10.0%" />
<col style="width: 20.0%" />
<col style="width: 35.0%" />
<col style="width: 35.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Block name</p></th>
<th class="head"><p>IP name</p></th>
<th class="head"><p>Documentation</p></th>
<th class="head"><p>Additional info</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AXI_ADXCVR</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/xilinx/axi_adxcvr">axi_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_adxcvr/index.html#axi-adxcvr"><span class="std std-ref">AXI ADXCVR</span></a></p></td>
<td><p>2 instances, one for Rx and one for Tx</p></td>
</tr>
<tr class="row-odd"><td><p>AXI_DMAC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_dmac">axi_dmac</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_dmac/index.html#axi-dmac"><span class="std std-ref">AXI DMAC</span></a></p></td>
<td><p>2 instances, one for Rx and one for Tx</p></td>
</tr>
<tr class="row-even"><td><p>DATA_OFFLOAD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/data_offload">data_offload</a></p></td>
<td><p><a class="reference internal" href="../../library/data_offload/index.html#data-offload"><span class="std std-ref">Data Offload</span></a></p></td>
<td><p>2 instances, one for Rx and one for Tx</p></td>
</tr>
<tr class="row-odd"><td><p>RX JESD LINK</p></td>
<td><p>axi_ad9625_jesd</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html#axi-jesd204-rx"><span class="std std-ref">JESD204B/C Link Receive Peripheral</span></a></p></td>
<td><p>Instantiaded by <code class="docutils literal notranslate"><span class="pre">adi_axi_jesd204_rx_create</span></code> procedure</p></td>
</tr>
<tr class="row-even"><td><p>RX JESD TPL</p></td>
<td><p>axi_ad9625_core</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_adc/index.html#ad-ip-jesd204-tpl-adc"><span class="std std-ref">ADC JESD204B/C Transport Peripheral</span></a></p></td>
<td><p>Instantiated by <code class="docutils literal notranslate"><span class="pre">adi_tpl_jesd204_rx_create</span></code> procedure</p></td>
</tr>
<tr class="row-odd"><td><p>TX JESD LINK</p></td>
<td><p>axi_ad9162_jesd</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html#axi-jesd204-tx"><span class="std std-ref">JESD204B/C Link Transmit Peripheral</span></a></p></td>
<td><p>Instantiaded by <code class="docutils literal notranslate"><span class="pre">adi_axi_jesd204_tx_create</span></code> procedure</p></td>
</tr>
<tr class="row-even"><td><p>TX JESD TPL</p></td>
<td><p>axi_ad9162_core</p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html#ad-ip-jesd204-tpl-dac"><span class="std std-ref">DAC JESD204B/C Transport Peripheral</span></a></p></td>
<td><p>Instantiated by <code class="docutils literal notranslate"><span class="pre">adi_tpl_jesd204_tx_create</span></code> procedure</p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_UPACK</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_pack/util_upack2">util_upack2</a></p></td>
<td><p><a class="reference internal" href="../../library/util_pack/util_upack2.html#util-upack2"><span class="std std-ref">Channel UPACK Utility</span></a></p></td>
<td><p>—</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div></section>
<section id="clock-scheme">
<h3>Clock scheme<a class="headerlink" href="#clock-scheme" title="Permalink to this heading"></a></h3>
<p>By default, the board comes with the solders set to
<strong>internal clock references</strong>.</p>
<p>The on-board clock reference is provided by a 122.88MHz local oscillator.</p>
<p>To use external clock references, take a look at the section
<em>JP location and control</em> from below, where you have a table explaining the
connections.</p>
<p>Several GPO and GPIO pins are brought to the RF card through connector J2,
found on the bottom of the PCB. These pins allow configuration of the PA,
LNA and SPDT switch found on the PCB.</p>
<p>The schematic of the board can be found
<a class="icon adi reference external" href="https://www.analog.com/media/en/reference-design-documentation/design-integration-files/ad-fmcomms11-ebz-designsupport.zip">here</a>.</p>
<p>The settings A, COM and B refer to solder positions: 1, 2, and 3 respectively.</p>
<div><div class="collapsible docutils container">
<input class="collapsible_input" id="6af4e9d5918f47cae791c70a2d1c9e46e01e9d5c" name="6af4e9d5918f47cae791c70a2d1c9e46e01e9d5c" type="checkbox"></input><label for="6af4e9d5918f47cae791c70a2d1c9e46e01e9d5c"><p>JP location and control</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Location</p></th>
<th class="head"><p>Device Controlled</p></th>
<th class="head"><p>Settings</p></th>
<th class="head"><p>Action</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>JP1</p></td>
<td><p>+ Differential Clock Reference for ADF4355</p></td>
<td><p>A and COM</p></td>
<td><p>Internal Clock Reference (default)</p></td>
</tr>
<tr class="row-odd"><td><p>+ Differential Clock Reference for ADF4355</p></td>
<td><p>B and COM</p></td>
<td><p>External Clock Reference</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>JP2</p></td>
<td><p>- Differential Clock Reference for ADF4355</p></td>
<td><p>A and COM</p></td>
<td><p>Internal Clock Reference (default)</p></td>
</tr>
<tr class="row-odd"><td><p>- Differential Clock Reference for ADF4355</p></td>
<td><p>B and COM</p></td>
<td><p>External Clock Reference</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>JP22</p></td>
<td><p>+ Differential Clock Reference for DAC</p></td>
<td><p>A and COM</p></td>
<td><p>ADF4355 Clock Reference (default)</p></td>
</tr>
<tr class="row-odd"><td><p>+ Differential Clock Reference for DAC</p></td>
<td><p>B and COM</p></td>
<td><p>External Clock Reference</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>JP5</p></td>
<td><p>- Differential Clock Reference for DAC</p></td>
<td><p>A and COM</p></td>
<td><p>ADF4355 Clock Reference (default)</p></td>
</tr>
<tr class="row-odd"><td><p>- Differential Clock Reference for DAC</p></td>
<td><p>B and COM</p></td>
<td><p>External Clock Reference</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>JP3</p></td>
<td><p>+ Differential Clock Reference for ADC</p></td>
<td><p>A and COM</p></td>
<td><p>External Clock Reference</p></td>
</tr>
<tr class="row-odd"><td><p>+ Differential Clock Reference for ADC</p></td>
<td><p>B and COM</p></td>
<td><p>HMC361 Clock Reference (default)</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>JP4</p></td>
<td><p>- Differential Clock Reference for ADC</p></td>
<td><p>A and COM</p></td>
<td><p>External Clock Reference</p></td>
</tr>
<tr class="row-odd"><td><p>- Differential Clock Reference for ADC</p></td>
<td><p>B and COM</p></td>
<td><p>HMC361 Clock Reference (default)</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div></section>
<section id="configuration-modes">
<h3>Configuration modes<a class="headerlink" href="#configuration-modes" title="Permalink to this heading"></a></h3>
<p>The current HDL project supports only the following configuration:</p>
<ul class="simple">
<li><p>JESD204B interfaces in subclass 0</p></li>
<li><p>Rx/Tx number of lanes (L): 8</p></li>
<li><p>Rx number of converters per device (M): 1</p></li>
<li><p>Tx number of converters per device (M): 2</p></li>
<li><p>Rx number of samples per frame (S): 4</p></li>
<li><p>Tx number of samples per frame (S): 2</p></li>
<li><p>Rx/Tx sample width (N, NP): 16</p></li>
<li><p>Tx number of samples per channel: <span class="math notranslate nohighlight">\(= \frac{L * 32}{M * N}\)</span></p></li>
</ul>
<div class="admonition caution">
<p class="admonition-title">Caution</p>
<p>In case you have a <strong>rev. A</strong> <a class="icon adi reference external" href="https://www.analog.com/AD-FMCOMMS11-EBZ">FMCOMMS11</a>, the
system will work only if you use the
<a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/arm/boot/dts/xilinx/zynq-zc706-adv7511-fmcomms11-RevA.dts">rev. A device tree</a>
and the <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/hdl_2023_r2/projects/fmcomms11">old HDL project</a> (prior
to adding the <a class="reference internal" href="../../library/data_offload/index.html#data-offload"><span class="std std-ref">Data Offload</span></a>).</p>
<p>In case you have a <strong>rev. B</strong> <a class="icon adi reference external" href="https://www.analog.com/AD-FMCOMMS11-EBZ">FMCOMMS11</a>, the
system will work only if you do a hardware rework: solder a wire between
TP19 and C89.</p>
</div>
</section>
<section id="detailed-description">
<span id="fmcomms11-detailed-description"></span><h3>Detailed description<a class="headerlink" href="#detailed-description" title="Permalink to this heading"></a></h3>
<p>The design has one JESD204B receive chain and one transmit chain, each with
8 lanes.</p>
<p>Each chain consists of a transport layer represented by a JESD TPL module,
a link layer represented by a JESD LINK module, and a shared among chains
physical layer, represented by an XCVR module. The HDL project in its current
state, has <strong>the link operating in subclass 0</strong>.</p>
<ul class="simple">
<li><p>Rx device clock - 122.88 MHz</p></li>
<li><p>Tx device clock - 245.76 MHz</p></li>
<li><p>JESD204B Rx Lane Rate - 4.9152 Gbps</p></li>
<li><p>JESD204B Tx Lane Rate - 9.8304 Gbps</p></li>
</ul>
<div><div class="collapsible docutils container">
<input class="collapsible_input" id="a0027bfa67fa08279193c8a3a4f79e3b0776940f" name="a0027bfa67fa08279193c8a3a4f79e3b0776940f" type="checkbox"></input><label for="a0027bfa67fa08279193c8a3a4f79e3b0776940f"><p>Project flow</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<p>The entry point for project creation is <em>system_project.tcl</em>. Some support
scripts are first loaded, then the project is created. Based on the suffix of
the project, the carrier board is automatically detected. The constraint files
and custom modules instantiated directly in the <em>system_top</em> module must be added
to the project files list.</p>
<p>These will be explained further on an example, <a class="icon adi reference external" href="https://www.analog.com/AD-FMCOMMS11-EBZ">FMCOMMS11</a>
on <a class="reference external" href="https://www.xilinx.com/ZC706">ZC706</a> FPGA carrier.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>source ../../scripts/adi_env.tcl
source $ad_hdl_dir/projects/scripts/adi_project.tcl
source $ad_hdl_dir/projects/scripts/adi_board.tcl

adi_project_xilinx fmcomms11_zc706
adi_project_files fmcomms11_zc706 [list \
  &quot;../common/fmcomms11_spi.v&quot; \
  &quot;system_top.v&quot; \
  &quot;system_constr.xdc&quot;\
  &quot;$ad_hdl_dir/library/xilinx/common/ad_iobuf.v&quot; \
  &quot;$ad_hdl_dir/projects/common/zc706/zc706_plddr3_constr.xdc&quot; \
  &quot;$ad_hdl_dir/projects/common/zc706/zc706_system_constr.xdc&quot; ]

adi_project_run fmcomms11_zc706
</pre></div>
</div>
<p>When the project is created, <em>system_bd.tcl</em> is sourced. <em>system_bd.tcl</em> will
generate the IP Integrator system. The resulting system will be instantiated
in the <em>system_top</em> module.</p>
<p>The first step is to instantiate the ZC706 base design:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>source $ad_hdl_dir/projects/common/zc706/zc706_system_bd.tcl
</pre></div>
</div>
<p>To use the PL DDR3 Data Offload FIFO, the corresponding Tcl file must be sourced:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>source $ad_hdl_dir/projects/common/zc706/zc706_plddr3_data_offload_bd.tcl
</pre></div>
</div>
<p>The following parameters will define the Data Offload’s type, size and the
width of the PL DDR Offload. Note, if the FIFO is using the PL side DDR
interface, the address width parameter can be ignored, and the FIFO will
have an equal depth with the DDR memory. (e.g. in case of the
<a class="reference external" href="https://www.xilinx.com/ZC706">ZC706</a> board is 1Gbyte).</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">## Offload attributes</span>
<span class="nb">set</span> <span class="n">adc_offload_type</span> <span class="mi">1</span>                      <span class="p">;</span> <span class="c1">## PL_DDR</span>
<span class="nb">set</span> <span class="n">adc_offload_size</span> <span class="p">[</span><span class="n">expr</span> <span class="mi">1024</span><span class="o">*</span><span class="mi">1024</span><span class="o">*</span><span class="mi">1024</span><span class="p">]</span>  <span class="p">;</span> <span class="c1">## 1 GB</span>

<span class="nb">set</span> <span class="n">dac_offload_type</span> <span class="mi">0</span>                   <span class="p">;</span> <span class="c1">## BRAM</span>
<span class="nb">set</span> <span class="n">dac_offload_size</span> <span class="p">[</span><span class="n">expr</span> <span class="mi">1</span><span class="o">*</span><span class="mi">1024</span><span class="o">*</span><span class="mi">1024</span><span class="p">]</span>  <span class="p">;</span> <span class="c1">## 1 MB</span>

<span class="nb">set</span> <span class="n">plddr_offload_axi_data_width</span> <span class="mi">512</span>
</pre></div>
</div>
<p>Then the ADC Data Offload instance will be created using the procedure
<code class="docutils literal notranslate"><span class="pre">ad_plddr_data_offload_create</span></code>.
The next step is to source the <a class="icon adi reference external" href="https://www.analog.com/AD-FMCOMMS11-EBZ">FMCOMMS11</a> specific
design as well as the common support script:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>source ../common/fmcomms11_bd.tcl
source $ad_hdl_dir/projects/scripts/adi_pd.tcl
</pre></div>
</div>
<p>When using the JESD204 Framework, we need to source the
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/scripts/jesd204.tcl">JESD204 support script</a>.
In this script, several procedures which simplify the design are defined:
<code class="code docutils literal notranslate"><span class="pre">source</span> <span class="pre">$ad_hdl_dir/library/jesd204/scripts/jesd204.tcl</span></code></p>
<p>The main JESD204 configuration parameters are defined. These parameters are
essential and need to respect the device side configuration in order to have
a successful link bring up. For this, the data sheet of the devices needs to be
checked.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span># JESD204 TX parameters
set TX_NUM_OF_LANES 8      ; # L
set TX_NUM_OF_CONVERTERS 2 ; # M
set TX_SAMPLES_PER_FRAME 2 ; # S
set TX_SAMPLE_WIDTH 16     ; # N/NP

set TX_SAMPLES_PER_CHANNEL [expr [expr $TX_NUM_OF_LANES * 32 ] / \
                                 [expr $TX_NUM_OF_CONVERTERS * $TX_SAMPLE_WIDTH]] ; # L * 32 / (M * N)

# JESD204 RX parameters
set RX_NUM_OF_LANES 8      ; # L
set RX_NUM_OF_CONVERTERS 1 ; # M
set RX_SAMPLES_PER_FRAME 4 ; # S
set RX_SAMPLE_WIDTH 16     ; # N/NP
</pre></div>
</div>
<p>For a complete system, we use additional modules to transfer data.
The transport layer transfers data continuously from/to the ADC/DAC. In the TX
data path, <a class="reference internal" href="../../library/util_pack/util_upack2.html#util-upack2"><span class="std std-ref">UPACK</span></a> will only send the enabled channels to
the transport layer.</p>
<p><a class="reference internal" href="../../library/data_offload/index.html#data-offload"><span class="std std-ref">Data offload FIFOs</span></a> are inserted between the transport layers
and the DMAs to handle the devices’ higher data rate in the newer version of
the project, replacing the obsolete <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_dacfifo">util_dacfifo</a>
/<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_adcfifo">util_adcfifo</a>.</p>
<p>ADC Data Offload characteristics:</p>
<ul class="simple">
<li><p>Type: PL DDR</p></li>
<li><p>Size: 1GB</p></li>
</ul>
<p>DAC Data Offload characteristics:</p>
<ul class="simple">
<li><p>Type: BRAM</p></li>
<li><p>Size: 1MB</p></li>
</ul>
<p>But before instantiating them, first we need to source the script that contains
the procedures used on the Data Offload instances:</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="nb">source</span><span class="w"> </span><span class="nv">$ad_hdl_dir</span><span class="o">/</span>projects<span class="o">/</span>common<span class="o">/</span>xilinx<span class="o">/</span>data_offload_bd.tcl
</pre></div>
</div>
<p>When a FIFO is used, the DMA connection to the DDR can run at a lower speed,
as data capture cannot be done continuously.</p>
</div>
</div>
</div><div><div class="collapsible docutils container">
<input class="collapsible_input" id="b308f4c09c739d1c6123163eb442f3b10d5d4e3c" name="b308f4c09c739d1c6123163eb442f3b10d5d4e3c" type="checkbox"></input><label for="b308f4c09c739d1c6123163eb442f3b10d5d4e3c"><p>JESD204 Physical layer</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<p>The physical layer is responsible for instantiating and configuring the
high-speed serial transceivers in the FPGA. The physical layer is
implemented with the use of two modules: <a class="reference internal" href="../../library/axi_adxcvr/index.html#axi-adxcvr"><span class="std std-ref">AXI ADXCVR</span></a> and
<a class="reference internal" href="../../library/xilinx/util_adxcvr/index.html#util-adxcvr"><span class="std std-ref">UTIL_ADXCVR core for AMD Xilinx devices</span></a>.</p>
<p><a class="reference internal" href="../../library/axi_adxcvr/index.html#axi-adxcvr"><span class="std std-ref">AXI ADXCVR</span></a> provides an AXI interface for performing DRP reads and
writes to the transceivers, allowing for dynamic reconfiguration.</p>
<p>Given that the hardware implements 8 data lines, that’s how we’ll configure
the <em>NUM_OF_LANES</em> parameter. <em>QPLL_ENABLE</em> parameter gives control to
this IP of the QPLL reconfiguration for the Transceiver QUAD.
If the QUAD is shared with other RX IPs (as it is in this design), the
second <a class="reference internal" href="../../library/axi_adxcvr/index.html#axi-adxcvr"><span class="std std-ref">AXI ADXCVR</span></a> IP will need to have <em>QPLL_ENABLE</em> set to 0.</p>
<div class="admonition tip">
<p class="admonition-title">Tip</p>
<p>The actual transceiver blocks are instantiated in
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/xilinx/util_adxcvr">UTIL_ADXCVR</a>.</p>
</div>
<p>These can be found instantiated in
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/fmcomms11/common/fmcomms11_bd.tcl">projects/fmcomms11/common/fmcomms11_bd.tcl</a>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><a class="reference external" href="https://www.xilinx.com/products/intellectual-property/ef-di-jesd204-phy.html">AMD Xilinx JESD204 PHY</a> IP can be used as an alternative to
implementing the physical layer, as it’s part of Vivado without
additional licensing. We currently don’t provide software support for
the AMD Xilinx IP. The drawback when using the Xilinx IP is that it
doesn’t provide Eyescan functionality.</p>
</div>
<p><strong>Clocking</strong></p>
<p>Reference clocks are needed to be feed to the QPLL/CPLL. In this design, we
are using a shared reference clock for both receive and transmit channels.
What is important to note is that the reference clocks for the transceiver
QUAD must be connected to the MGTREFCLK pins either for the QUAD or an
adjacent QUAD.</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="nv">create_bd_port</span><span class="w"> </span><span class="o">-</span>dir<span class="w"> </span>I<span class="w"> </span>tx_ref_clk_0
<span class="nv">create_bd_port</span><span class="w"> </span><span class="o">-</span>dir<span class="w"> </span>I<span class="w"> </span>rx_ref_clk_0
<span class="nv">ad_xcvrpll</span><span class="w">  </span>tx_ref_clk_0<span class="w"> </span>util_fmcomms11_xcvr<span class="o">/</span>qpll_ref_clk_<span class="o">*</span>
<span class="nv">ad_xcvrpll</span><span class="w">  </span>rx_ref_clk_0<span class="w"> </span>util_fmcomms11_xcvr<span class="o">/</span>cpll_ref_clk_<span class="o">*</span>
<span class="nv">ad_xcvrpll</span><span class="w">  </span>axi_ad9162_xcvr<span class="o">/</span>up_pll_rst<span class="w"> </span>util_fmcomms11_xcvr<span class="o">/</span>up_qpll_rst_<span class="o">*</span>
<span class="nv">ad_xcvrpll</span><span class="w">  </span>axi_ad9625_xcvr<span class="o">/</span>up_pll_rst<span class="w"> </span>util_fmcomms11_xcvr<span class="o">/</span>up_cpll_rst_<span class="o">*</span>
</pre></div>
</div>
<p>The below instructions assign an HP port to all AXI masters, through an
interconnect. If there is a single master per interconnect, it will be
bypassed in the interconnect. The HP3 connections allow the physical layer
to transmit eyescan data to memory, without software interference.</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="c"># gt uses hp3, and 100MHz clock for both DRP and AXI4</span>

<span class="nv">ad_mem_hp3_interconnect</span><span class="w"> </span>sys_cpu_clk<span class="w"> </span>sys_ps7<span class="o">/</span>S_AXI_HP3
<span class="nv">ad_mem_hp3_interconnect</span><span class="w"> </span>sys_cpu_clk<span class="w"> </span>axi_ad9625_xcvr<span class="o">/</span>m_axi

<span class="c"># interconnect (mem/dac)</span>

<span class="nv">ad_mem_hp1_interconnect</span><span class="w"> </span>sys_cpu_clk<span class="w"> </span>sys_ps7<span class="o">/</span>S_AXI_HP1
<span class="nv">ad_mem_hp1_interconnect</span><span class="w"> </span>sys_cpu_clk<span class="w"> </span>axi_ad9162_dma<span class="o">/</span>m_src_axi
<span class="nv">ad_mem_hp2_interconnect</span><span class="w"> </span>sys_cpu_clk<span class="w"> </span>sys_ps7<span class="o">/</span>S_AXI_HP2
<span class="nv">ad_mem_hp2_interconnect</span><span class="w"> </span>sys_cpu_clk<span class="w"> </span>axi_ad9625_dma<span class="o">/</span>m_dest_axi
</pre></div>
</div>
</div>
</div>
</div><div><div class="collapsible docutils container">
<input class="collapsible_input" id="da228ff36ef668c0093424dcdf07a6258b463af8" name="da228ff36ef668c0093424dcdf07a6258b463af8" type="checkbox"></input><label for="da228ff36ef668c0093424dcdf07a6258b463af8"><p>JESD204 Link layer</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<p>The JESD204 data link layer is instantiated in the next lines, for both
<a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html#axi-jesd204-tx"><span class="std std-ref">TX</span></a> and <a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html#axi-jesd204-rx"><span class="std std-ref">RX</span></a> type of peripheral
paths. The Analog Devices JESD204 IPimplements the data link layer,
supporting subclass 0 and run time reconfiguration through an AXI
memory-mapped interface.</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="nv">adi_axi_jesd204_tx_create</span><span class="w"> </span>axi_ad9162_jesd<span class="w"> </span><span class="mi">8</span>
<span class="nv">adi_axi_jesd204_rx_create</span><span class="w"> </span>axi_ad9625_jesd<span class="w"> </span><span class="mi">8</span>
</pre></div>
</div>
<p>The IP is equivalent with the AMD Xilinx licensed JESD204 IP.</p>
<p>To relax the constraints for PCB design, the <strong>n</strong>-th physical lane it’s
not connected to the <strong>n</strong>-th logical lane, therefore there is a remapping
scheme between the physical and link layer to reorder the data streams.
In this case, both ADC and DAC sides are using the same remapping scheme.
With the following remapping scheme: {0 1 2 3 7 4 6 5},
where the <strong>n</strong>-th logical lane is mapped to the <strong>list[n]</strong> physical lane.</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="nv">ad_xcvrcon</span><span class="w">  </span>util_fmcomms11_xcvr<span class="w"> </span>axi_ad9162_xcvr<span class="w"> </span>axi_ad9162_jesd<span class="w"> </span><span class="k">{</span><span class="nv">0</span><span class="w"> </span><span class="mi">1</span><span class="w"> </span><span class="mi">2</span><span class="w"> </span><span class="mi">3</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="mi">4</span><span class="w"> </span><span class="mi">6</span><span class="w"> </span><span class="mi">5</span><span class="k">}</span>
<span class="nv">ad_xcvrcon</span><span class="w">  </span>util_fmcomms11_xcvr<span class="w"> </span>axi_ad9625_xcvr<span class="w"> </span>axi_ad9625_jesd<span class="w"> </span><span class="k">{</span><span class="nv">0</span><span class="w"> </span><span class="mi">1</span><span class="w"> </span><span class="mi">2</span><span class="w"> </span><span class="mi">3</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="mi">4</span><span class="w"> </span><span class="mi">6</span><span class="w"> </span><span class="mi">5</span><span class="k">}</span>
</pre></div>
</div>
</div>
</div>
</div><div><div class="collapsible docutils container">
<input class="collapsible_input" id="328c216a175bcadd4c8ce6bdb190d7cccdcf6a3e" name="328c216a175bcadd4c8ce6bdb190d7cccdcf6a3e" type="checkbox"></input><label for="328c216a175bcadd4c8ce6bdb190d7cccdcf6a3e"><p>JESD204 Transport layer</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<p>The transport layer is instantiated in the next lines, for both
<a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html#ad-ip-jesd204-tpl-dac"><span class="std std-ref">TX</span></a> and <a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_adc/index.html#ad-ip-jesd204-tpl-adc"><span class="std std-ref">RX</span></a>.
The TPL peripherals are responsible for converter specific data framing and
de-framing and provide a generic FIFO interface to the rest of the system.</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="nv">ad_xcvrcon</span><span class="w">  </span>util_fmcomms11_xcvr<span class="w"> </span>axi_ad9162_xcvr<span class="w"> </span>axi_ad9162_jesd
<span class="nv">ad_xcvrcon</span><span class="w">  </span>util_fmcomms11_xcvr<span class="w"> </span>axi_ad9625_xcvr<span class="w"> </span>axi_ad9625_jesd
</pre></div>
</div>
</div>
</div>
</div><div><div class="collapsible docutils container">
<input class="collapsible_input" id="a8eb9df836c8e83f3b93530303ff9c2754618b79" name="a8eb9df836c8e83f3b93530303ff9c2754618b79" type="checkbox"></input><label for="a8eb9df836c8e83f3b93530303ff9c2754618b79"><p>Top file</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<p>The reference clock that is used for the transceivers (trx_ref_clk), must
be captured by an IBUFDS_GTE2 block. Because UTIL_ADXCVR doesn’t have
the buffer instantiated, the best place to instantiate it is in
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/fmcomms11/zc706/system_top.v">system_top.v</a>.</p>
</div>
</div>
</div></section>
<section id="cpu-memory-interconnects-addresses">
<h3>CPU/Memory interconnects addresses<a class="headerlink" href="#cpu-memory-interconnects-addresses" title="Permalink to this heading"></a></h3>
<p>The addresses are dependent on the architecture of the FPGA, having an offset
added to the base address from HDL (see more at <a class="reference internal" href="../../user_guide/architecture.html#architecture-cpu-intercon-addr"><span class="std std-ref">CPU/Memory interconnects addresses</span></a>).</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance</p></th>
<th class="head"><p>Zynq/Microblaze</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>axi_ad9162_xcvr</p></td>
<td><p>0x44A6_0000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_ad9162_core</p></td>
<td><p>0x44A0_0000</p></td>
</tr>
<tr class="row-even"><td><p>axi_ad9162_jesd</p></td>
<td><p>0x44A9_0000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_ad9162_dma</p></td>
<td><p>0x7C42_0000</p></td>
</tr>
<tr class="row-even"><td><p>ad9162_data_offload</p></td>
<td><p>0x7C43_0000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_ad9625_xcvr</p></td>
<td><p>0x44A5_0000</p></td>
</tr>
<tr class="row-even"><td><p>axi_ad9625_core</p></td>
<td><p>0x44A1_0000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_ad9625_jesd</p></td>
<td><p>0x44AA_0000</p></td>
</tr>
<tr class="row-even"><td><p>axi_ad9625_dma</p></td>
<td><p>0x7C40_0000</p></td>
</tr>
<tr class="row-odd"><td><p>ad9625_data_offload</p></td>
<td><p>0x7C41_0000</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="spi-connections">
<h3>SPI connections<a class="headerlink" href="#spi-connections" title="Permalink to this heading"></a></h3>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>SPI type</p></th>
<th class="head"><p>SPI manager instance</p></th>
<th class="head"><p>SPI subordinate</p></th>
<th class="head"><p>CS</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PS</p></td>
<td><p>SPI 0</p></td>
<td><p>AD9625</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>PS</p></td>
<td><p>SPI 0</p></td>
<td><p>AD9162</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>PS</p></td>
<td><p>SPI 0</p></td>
<td><p>AD9508</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>PS</p></td>
<td><p>SPI 0</p></td>
<td><p>ADL5240</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>PS</p></td>
<td><p>SPI 0</p></td>
<td><p>ADF4355</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>PS</p></td>
<td><p>SPI 0</p></td>
<td><p>HMC1119</p></td>
<td><p>6</p></td>
</tr>
</tbody>
</table>
</div>
<p>The AD9508 chip select will be used only in the rev. A of the FMCOMMS11.</p>
</section>
<section id="gpios">
<h3>GPIOs<a class="headerlink" href="#gpios" title="Permalink to this heading"></a></h3>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 25.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 15.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>GPIO signal</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>HDL GPIO EMIO</p></th>
<th class="head"><p>Software GPIO</p></th>
<th class="head"><p>Software GPIO</p></th>
</tr>
<tr class="row-even"><th class="head"></th>
<th class="head"><p>(from FPGA view)</p></th>
<th class="head"></th>
<th class="head"><p>Zynq-7000</p></th>
<th class="head"><p>Zynq MP</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>adf4355_muxout</p></td>
<td><p>INOUT</p></td>
<td><p>35</p></td>
<td><p>89</p></td>
<td><p>113</p></td>
</tr>
<tr class="row-even"><td><p>ad9162_txen</p></td>
<td><p>INOUT</p></td>
<td><p>34</p></td>
<td><p>88</p></td>
<td><p>112</p></td>
</tr>
<tr class="row-odd"><td><p>ad9625_irq</p></td>
<td><p>INOUT</p></td>
<td><p>33</p></td>
<td><p>87</p></td>
<td><p>111</p></td>
</tr>
<tr class="row-even"><td><p>ad9162_irq</p></td>
<td><p>INOUT</p></td>
<td><p>32</p></td>
<td><p>86</p></td>
<td><p>110</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="interrupts">
<h3>Interrupts<a class="headerlink" href="#interrupts" title="Permalink to this heading"></a></h3>
<p>Below are the Programmable Logic interrupts used in this project.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance name</p></th>
<th class="head"><p>HDL</p></th>
<th class="head"><p>Linux Zynq</p></th>
<th class="head"><p>Actual Zynq</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>axi_ad9625_dma</p></td>
<td><p>13</p></td>
<td><p>57</p></td>
<td><p>89</p></td>
</tr>
<tr class="row-odd"><td><p>axi_ad9162_dma</p></td>
<td><p>12</p></td>
<td><p>56</p></td>
<td><p>88</p></td>
</tr>
<tr class="row-even"><td><p>axi_ad9625_jesd</p></td>
<td><p>11</p></td>
<td><p>55</p></td>
<td><p>87</p></td>
</tr>
<tr class="row-odd"><td><p>axi_ad9162_jesd</p></td>
<td><p>10</p></td>
<td><p>54</p></td>
<td><p>86</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="building-the-hdl-project">
<h2>Building the HDL project<a class="headerlink" href="#building-the-hdl-project" title="Permalink to this heading"></a></h2>
<p>The design is built upon ADI’s generic HDL reference design framework.
ADI distributes the bit/elf files of these projects as part of the
<a class="reference external" href="https://wiki.analog.com/resources/tools-software/linux-software/kuiper-linux">ADI Kuiper Linux</a>.
If you want to build the sources, ADI makes them available on the
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/">HDL repository</a>. To get the source you must
<a class="reference external" href="https://git-scm.com/book/en/v2/Git-Basics-Getting-a-Git-Repository">clone</a>
the HDL repository.</p>
<p><strong>Linux/Cygwin/WSL</strong></p>
<div class="code-shell"><div><div class="no-select float-left highlight-default notranslate"><div class="highlight"><pre><span></span>~$
</pre></div>
</div>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">cd</span><span class="w"> </span>hdl/projects/fmcomms11/zcu102
</pre></div>
</div>
<div class="clear-left"></div></div><div><div class="no-select float-left highlight-default notranslate"><div class="highlight"><pre><span></span>~/hdl/projects/fmcomms11/zcu102$
</pre></div>
</div>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make
</pre></div>
</div>
<div class="clear-left"></div></div></div><p>A more comprehensive build guide can be found in the <a class="reference internal" href="../../user_guide/build_hdl.html#build-hdl"><span class="std std-ref">Build an HDL project</span></a> user guide.</p>
</section>
<section id="resources">
<h2>Resources<a class="headerlink" href="#resources" title="Permalink to this heading"></a></h2>
<section id="systems-related">
<h3>Systems related<a class="headerlink" href="#systems-related" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms11-ebz/quickstart/zynq">[Wiki] AD-FMCOMMS11-EBZ quick start guide</a></p></li>
<li><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms11-ebz">[Wiki] AD-FMCOMMS11-EBZ user guide</a></p></li>
<li><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms11-ebz/hardware/card_specification">[Wiki] AD-FMCOMMS11-EBZ characteristics &amp; performance</a></p></li>
</ul>
</section>
<section id="hardware-related">
<h3>Hardware related<a class="headerlink" href="#hardware-related" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>Product datasheets:</p>
<ul>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9162">AD9162</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9625">AD9625</a></p></li>
</ul>
</li>
<li><p>Board schematic and design files
<a class="icon adi reference external" href="https://www.analog.com/media/en/reference-design-documentation/design-integration-files/ad-fmcomms11-ebz-designsupport.zip">here</a></p></li>
</ul>
</section>
<section id="hdl-related">
<h3>HDL related<a class="headerlink" href="#hdl-related" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/fmcomms11">FMCOMMS11 HDL project source code</a></p></li>
</ul>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 30.0%" />
<col style="width: 35.0%" />
<col style="width: 35.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>IP name</p></th>
<th class="head"><p>Source code link</p></th>
<th class="head"><p>Documentation link</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AXI_DMAC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_dmac">library/axi_dmac</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_dmac/index.html#axi-dmac"><span class="std std-ref">AXI DMAC</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_CLKGEN</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_clkgen">library/axi_clkgen</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_clkgen/index.html#axi-clkgen"><span class="std std-ref">AXI CLK Generator</span></a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_HDMI_TX</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_hdmi_tx">library/axi_hdmi_tx</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_hdmi_tx/index.html#axi-hdmi-tx"><span class="std std-ref">AXI HDMI TX</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_SPDIF_TX</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_spdif_tx">library/axi_spdif_tx</a></p></td>
<td><p>—</p></td>
</tr>
<tr class="row-even"><td><p>AXI_SYSID</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_sysid">library/axi_sysid</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_sysid/index.html#axi-sysid"><span class="std std-ref">AXI System ID</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>SYSID_ROM</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/sysid_rom">library/sysid_rom</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_sysid/index.html#axi-sysid"><span class="std std-ref">AXI System ID</span></a></p></td>
</tr>
<tr class="row-even"><td><p>UTIL_UPACK2</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_pack/util_upack2">library/util_pack/util_upack2</a></p></td>
<td><p><a class="reference internal" href="../../library/util_pack/util_upack2.html#util-upack2"><span class="std std-ref">Channel UPACK Utility</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>DATA_OFFLOAD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/data_offload">library/data_offload</a></p></td>
<td><p><a class="reference internal" href="../../library/data_offload/index.html#data-offload"><span class="std std-ref">Data Offload</span></a></p></td>
</tr>
<tr class="row-even"><td><p>UTIL_ADXCVR</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/xilinx/util_adxcvr">library/xilinx/util_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/xilinx/util_adxcvr/index.html#util-adxcvr"><span class="std std-ref">UTIL_ADXCVR core for AMD Xilinx devices</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_ADXCVR</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/xilinx/axi_adxcvr">library/xilinx/axi_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_adxcvr/index.html#axi-adxcvr-amd"><span class="std std-ref">AMD Xilinx Devices</span></a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_JESD204_RX</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/axi_jesd204_rx">library/jesd204/axi_jesd204_rx</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html#axi-jesd204-rx"><span class="std std-ref">JESD204B/C Link Receive Peripheral</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_JESD204_TX</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/axi_jesd204_tx">library/jesd204/axi_jesd204_tx</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html#axi-jesd204-tx"><span class="std std-ref">JESD204B/C Link Transmit Peripheral</span></a></p></td>
</tr>
<tr class="row-even"><td><p>JESD204_TPL_ADC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/ad_ip_jesd204_tpl_adc">library/jesd204/ad_ip_jesd204_tpl_adc</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_adc/index.html#ad-ip-jesd204-tpl-adc"><span class="std std-ref">ADC JESD204B/C Transport Peripheral</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>JESD204_TPL_DAC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/ad_ip_jesd204_tpl_dac">library/jesd204/ad_ip_jesd204_tpl_dac</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html#ad-ip-jesd204-tpl-dac"><span class="std std-ref">DAC JESD204B/C Transport Peripheral</span></a></p></td>
</tr>
</tbody>
</table>
</div>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/hdl/generic_jesd_bds">[Wiki] Generic JESD204B block designs</a></p></li>
<li><p><a class="reference internal" href="../../library/jesd204/index.html#jesd204"><span class="std std-ref">JESD204 Interface Framework</span></a></p></li>
</ul>
</section>
<section id="software-related">
<h3>Software related<a class="headerlink" href="#software-related" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/arm/boot/dts/xilinx/zynq-zc706-adv7511-fmcomms11.dts">FMCOMMS11/ZC706 Linux device tree</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/arm/boot/dts/xilinx/zynq-zc706-adv7511-fmcomms11-RevA.dts">FMCOMMS11 rev. A/ZC706 Linux device tree</a></p></li>
<li><p><a class="reference external" href="https://wiki.analog.com/resources/tools-software/linux-software/fmcomms11_plugin">[Wiki] FMCOMMS11 IIO Oscilloscope plugin wiki page</a></p></li>
</ul>
</section>
</section>
<section id="more-information">
<h2>More information<a class="headerlink" href="#more-information" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="../../user_guide/index.html#user-guide"><span class="std std-ref">ADI HDL User guide</span></a></p></li>
</ul>
</section>
<section id="support">
<h2>Support<a class="headerlink" href="#support" title="Permalink to this heading"></a></h2>
<p><a class="reference external" href="https://www.analog.com/en/index.html">Analog Devices, Inc.</a> will provide <strong>limited</strong> online support for anyone
using the <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/">reference design</a> with <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> components via the
<a class="icon ez reference external" href="https://ez.analog.com/fpga">EngineerZone</a> FPGA reference designs forum.</p>
<p>For questions regarding the <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> Linux device drivers, device trees, etc.
from our <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/">Linux GitHub repository</a>, the team will offer support
on the <a class="icon ez reference external" href="https://ez.analog.com/linux-software-drivers">EngineerZone</a> Linux software drivers forum.</p>
<p>For questions concerning the <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> No-OS drivers, from our
<a class="icon git reference external" href="https://github.com/analogdevicesinc/no-OS/">No-OS GitHub repository</a>, the team will offer support on the
<a class="icon ez reference external" href="https://ez.analog.com/microcontroller-no-os-drivers">EngineerZone</a> microcontroller No-OS drivers forum.</p>
<p>It should be noted, that the older the tools’ versions and release branches
are, the lower the chances to receive support from <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> engineers.</p>
</section>
</section>


          </div>
              <div class="related">
                &nbsp;
    <a href="../fmcomms8/index.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">FMCOMMS8 HDL reference design</a>
    <a href="../jupiter_sdr/index.html" title="Next document (Alt+Shift+RightArrow)" class="next">JUPITER-SDR HDL Project</a>
              </div>
          
        </div>
      </div>
  </div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2024, Analog Devices, Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>