// Seed: 1900877619
module module_0 (
    output wire id_0,
    output supply0 id_1,
    output supply0 id_2,
    output tri id_3,
    output tri1 id_4,
    output wire id_5,
    output tri0 id_6,
    output wand id_7,
    output uwire id_8,
    input wor id_9
);
  logic id_11;
  ;
  assign module_1.id_7 = 0;
  assign id_4 = id_9;
endmodule
module module_1 #(
    parameter id_8 = 32'd24
) (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output wire id_5,
    input tri id_6,
    input tri0 id_7,
    input tri0 _id_8,
    input tri id_9,
    output wire id_10,
    input supply1 id_11
);
  wand [id_8 : 1 'b0] id_13 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_5,
      id_5,
      id_5,
      id_10,
      id_10,
      id_10,
      id_5,
      id_0
  );
endmodule
