{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521563392522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521563392522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 18:29:52 2018 " "Processing started: Tue Mar 20 18:29:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521563392522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521563392522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Avalon -c UART_Avalon " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Avalon -c UART_Avalon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521563392523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1521563394013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/uart_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/qsys/synthesis/uart_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_qsys-rtl " "Found design unit 1: UART_qsys-rtl" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394731 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_qsys " "Found entity 1: UART_qsys" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/uart_qsys_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/qsys/synthesis/uart_qsys_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_qsys_width_adapter-rtl " "Found design unit 1: uart_qsys_width_adapter-rtl" {  } { { "qsys/qsys/synthesis/uart_qsys_width_adapter.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/uart_qsys_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394735 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_qsys_width_adapter " "Found entity 1: uart_qsys_width_adapter" {  } { { "qsys/qsys/synthesis/uart_qsys_width_adapter.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/uart_qsys_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/uart_qsys_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/qsys/synthesis/uart_qsys_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_qsys_width_adapter_001-rtl " "Found design unit 1: uart_qsys_width_adapter_001-rtl" {  } { { "qsys/qsys/synthesis/uart_qsys_width_adapter_001.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/uart_qsys_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394738 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_qsys_width_adapter_001 " "Found entity 1: uart_qsys_width_adapter_001" {  } { { "qsys/qsys/synthesis/uart_qsys_width_adapter_001.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/uart_qsys_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/uart_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/uart_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_qsys_cmd_xbar_demux " "Found entity 1: UART_qsys_cmd_xbar_demux" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_cmd_xbar_demux.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394814 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394814 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394814 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394814 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394814 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394814 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_qsys_id_router.sv(48) " "Verilog HDL Declaration information at UART_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_id_router.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521563394838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_qsys_id_router.sv(49) " "Verilog HDL Declaration information at UART_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_id_router.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521563394839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/uart_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/qsys/synthesis/submodules/uart_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_qsys_id_router_default_decode " "Found entity 1: UART_qsys_id_router_default_decode" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_id_router.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394839 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_qsys_id_router " "Found entity 2: UART_qsys_id_router" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_id_router.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at UART_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_addr_router.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521563394842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at UART_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_addr_router.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521563394842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/uart_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/qsys/synthesis/submodules/uart_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_qsys_addr_router_default_decode " "Found entity 1: UART_qsys_addr_router_default_decode" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_addr_router.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394843 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_qsys_addr_router " "Found entity 2: UART_qsys_addr_router" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_addr_router.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/rx_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/rx_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_MACHINE-RX_ARC " "Found design unit 1: RX_MACHINE-RX_ARC" {  } { { "qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394868 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_MACHINE " "Found entity 1: RX_MACHINE" {  } { { "qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/tx_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/tx_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX_MACHINE-TX_ARC " "Found design unit 1: TX_MACHINE-TX_ARC" {  } { { "qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394873 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX_MACHINE " "Found entity 1: TX_MACHINE" {  } { { "qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/uart_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/uart_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_module-BEHAVE " "Found design unit 1: UART_module-BEHAVE" {  } { { "qsys/qsys/synthesis/submodules/UART_module.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_module.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394876 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_module " "Found entity 1: UART_module" {  } { { "qsys/qsys/synthesis/submodules/UART_module.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_module.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/uart_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file qsys/qsys/synthesis/submodules/uart_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_pkg (uart_qsys) " "Found design unit 1: uart_pkg (uart_qsys)" {  } { { "qsys/qsys/synthesis/submodules/uart_pkg.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/uart_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394879 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 uart_pkg-body " "Found design unit 2: uart_pkg-body" {  } { { "qsys/qsys/synthesis/submodules/uart_pkg.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/uart_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/uart_qsys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/uart_qsys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_qsys_master_0 " "Found entity 1: UART_qsys_master_0" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/uart_qsys_master_0_p2b_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/uart_qsys_master_0_p2b_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_qsys_master_0_p2b_adapter " "Found entity 1: UART_qsys_master_0_p2b_adapter" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0_p2b_adapter.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0_p2b_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/uart_qsys_master_0_b2p_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/uart_qsys_master_0_b2p_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_qsys_master_0_b2p_adapter " "Found entity 1: UART_qsys_master_0_b2p_adapter" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0_b2p_adapter.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0_b2p_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394894 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394894 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394894 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394894 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394894 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394894 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/uart_qsys_master_0_timing_adt.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/uart_qsys_master_0_timing_adt.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_qsys_master_0_timing_adt " "Found entity 1: UART_qsys_master_0_timing_adt" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0_timing_adt.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0_timing_adt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394913 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394913 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "qsys/qsys/synthesis/submodules/altera_pli_streaming.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_pli_streaming.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563394942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563394942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_qsys " "Elaborating entity \"UART_qsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521563395984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_qsys_master_0 UART_qsys_master_0:master_0 " "Elaborating entity \"UART_qsys_master_0\" for hierarchy \"UART_qsys_master_0:master_0\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "master_0" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521563396464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396477 ""}  } { { "qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521563396477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521563396556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396556 ""}  } { { "qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521563396556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" "node" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521563396658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396658 ""}  } { { "qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521563396658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396661 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_streaming.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_qsys_master_0_timing_adt UART_qsys_master_0:master_0\|UART_qsys_master_0_timing_adt:timing_adt " "Elaborating entity \"UART_qsys_master_0_timing_adt\" for hierarchy \"UART_qsys_master_0:master_0\|UART_qsys_master_0_timing_adt:timing_adt\"" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" "timing_adt" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo UART_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" "fifo" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets UART_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" "b2p" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563396999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes UART_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" "p2b" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master UART_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" "transacto" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master UART_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"UART_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_qsys_master_0_b2p_adapter UART_qsys_master_0:master_0\|UART_qsys_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"UART_qsys_master_0_b2p_adapter\" for hierarchy \"UART_qsys_master_0:master_0\|UART_qsys_master_0_b2p_adapter:b2p_adapter\"" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" "b2p_adapter" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397182 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel UART_qsys_master_0_b2p_adapter.v(28) " "Verilog HDL or VHDL warning at UART_qsys_master_0_b2p_adapter.v(28): object \"out_channel\" assigned a value but never read" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0_b2p_adapter.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0_b2p_adapter.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521563397210 "|UART_qsys|UART_qsys_master_0:master_0|UART_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 UART_qsys_master_0_b2p_adapter.v(40) " "Verilog HDL assignment warning at UART_qsys_master_0_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0_b2p_adapter.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0_b2p_adapter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1521563397210 "|UART_qsys|UART_qsys_master_0:master_0|UART_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_qsys_master_0_p2b_adapter UART_qsys_master_0:master_0\|UART_qsys_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"UART_qsys_master_0_p2b_adapter\" for hierarchy \"UART_qsys_master_0:master_0\|UART_qsys_master_0_p2b_adapter:p2b_adapter\"" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" "p2b_adapter" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller UART_qsys_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"UART_qsys_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" "rst_controller" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_master_0.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer UART_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"UART_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_module UART_module:uart_ttl_0 " "Elaborating entity \"UART_module\" for hierarchy \"UART_module:uart_ttl_0\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "uart_ttl_0" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397297 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "zero uart_pkg.vhd(70) " "VHDL Variable Declaration warning at uart_pkg.vhd(70): used initial value expression for variable \"zero\" because variable was never assigned a value" {  } { { "qsys/qsys/synthesis/submodules/uart_pkg.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/uart_pkg.vhd" 70 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1521563397308 "|UART_qsys|UART_module:uart_ttl_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "one uart_pkg.vhd(71) " "VHDL Variable Declaration warning at uart_pkg.vhd(71): used initial value expression for variable \"one\" because variable was never assigned a value" {  } { { "qsys/qsys/synthesis/submodules/uart_pkg.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/uart_pkg.vhd" 71 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1521563397308 "|UART_qsys|UART_module:uart_ttl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_MACHINE UART_module:uart_ttl_0\|TX_MACHINE:tx_0 " "Elaborating entity \"TX_MACHINE\" for hierarchy \"UART_module:uart_ttl_0\|TX_MACHINE:tx_0\"" {  } { { "qsys/qsys/synthesis/submodules/UART_module.vhd" "tx_0" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_module.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397376 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divisor TX_MACHINE.vhd(124) " "VHDL Process Statement warning at TX_MACHINE.vhd(124): signal \"divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397378 "|UART_qsys|UART_module:uart_ttl_0|TX_MACHINE:tx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divisor TX_MACHINE.vhd(131) " "VHDL Process Statement warning at TX_MACHINE.vhd(131): signal \"divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397378 "|UART_qsys|UART_module:uart_ttl_0|TX_MACHINE:tx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "databits_local TX_MACHINE.vhd(131) " "VHDL Process Statement warning at TX_MACHINE.vhd(131): signal \"databits_local\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397378 "|UART_qsys|UART_module:uart_ttl_0|TX_MACHINE:tx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divisor TX_MACHINE.vhd(138) " "VHDL Process Statement warning at TX_MACHINE.vhd(138): signal \"divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397378 "|UART_qsys|UART_module:uart_ttl_0|TX_MACHINE:tx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stopBitCount TX_MACHINE.vhd(138) " "VHDL Process Statement warning at TX_MACHINE.vhd(138): signal \"stopBitCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397378 "|UART_qsys|UART_module:uart_ttl_0|TX_MACHINE:tx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stopBits_local TX_MACHINE.vhd(138) " "VHDL Process Statement warning at TX_MACHINE.vhd(138): signal \"stopBits_local\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397378 "|UART_qsys|UART_module:uart_ttl_0|TX_MACHINE:tx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_MACHINE UART_module:uart_ttl_0\|RX_MACHINE:rx_0 " "Elaborating entity \"RX_MACHINE\" for hierarchy \"UART_module:uart_ttl_0\|RX_MACHINE:rx_0\"" {  } { { "qsys/qsys/synthesis/submodules/UART_module.vhd" "rx_0" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_module.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397405 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divisor RX_MACHINE.vhd(126) " "VHDL Process Statement warning at RX_MACHINE.vhd(126): signal \"divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397407 "|UART_qsys|UART_module:uart_ttl_0|RX_MACHINE:rx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divisor RX_MACHINE.vhd(132) " "VHDL Process Statement warning at RX_MACHINE.vhd(132): signal \"divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397407 "|UART_qsys|UART_module:uart_ttl_0|RX_MACHINE:rx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "databits_local RX_MACHINE.vhd(132) " "VHDL Process Statement warning at RX_MACHINE.vhd(132): signal \"databits_local\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397407 "|UART_qsys|UART_module:uart_ttl_0|RX_MACHINE:rx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divisor RX_MACHINE.vhd(138) " "VHDL Process Statement warning at RX_MACHINE.vhd(138): signal \"divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397408 "|UART_qsys|UART_module:uart_ttl_0|RX_MACHINE:rx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stopBitCount RX_MACHINE.vhd(138) " "VHDL Process Statement warning at RX_MACHINE.vhd(138): signal \"stopBitCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397408 "|UART_qsys|UART_module:uart_ttl_0|RX_MACHINE:rx_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stopBits_local RX_MACHINE.vhd(138) " "VHDL Process Statement warning at RX_MACHINE.vhd(138): signal \"stopBits_local\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521563397408 "|UART_qsys|UART_module:uart_ttl_0|RX_MACHINE:rx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:master_0_master_translator\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "master_0_master_translator" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:uart_ttl_0_avmm_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:uart_ttl_0_avmm_translator\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "uart_ttl_0_avmm_translator" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "master_0_master_translator_avalon_universal_master_0_agent" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 1029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_qsys_addr_router UART_qsys_addr_router:addr_router " "Elaborating entity \"UART_qsys_addr_router\" for hierarchy \"UART_qsys_addr_router:addr_router\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "addr_router" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_qsys_addr_router_default_decode UART_qsys_addr_router:addr_router\|UART_qsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"UART_qsys_addr_router_default_decode\" for hierarchy \"UART_qsys_addr_router:addr_router\|UART_qsys_addr_router_default_decode:the_default_decode\"" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_addr_router.sv" "the_default_decode" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_addr_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_qsys_id_router UART_qsys_id_router:id_router " "Elaborating entity \"UART_qsys_id_router\" for hierarchy \"UART_qsys_id_router:id_router\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "id_router" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_qsys_id_router_default_decode UART_qsys_id_router:id_router\|UART_qsys_id_router_default_decode:the_default_decode " "Elaborating entity \"UART_qsys_id_router_default_decode\" for hierarchy \"UART_qsys_id_router:id_router\|UART_qsys_id_router_default_decode:the_default_decode\"" {  } { { "qsys/qsys/synthesis/submodules/UART_qsys_id_router.sv" "the_default_decode" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_qsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "burst_adapter" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "rst_controller" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_qsys_cmd_xbar_demux UART_qsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"UART_qsys_cmd_xbar_demux\" for hierarchy \"UART_qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "cmd_xbar_demux" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_qsys_width_adapter uart_qsys_width_adapter:width_adapter " "Elaborating entity \"uart_qsys_width_adapter\" for hierarchy \"uart_qsys_width_adapter:width_adapter\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "width_adapter" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter uart_qsys_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"uart_qsys_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "qsys/qsys/synthesis/uart_qsys_width_adapter.vhd" "width_adapter" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/uart_qsys_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_qsys_width_adapter_001 uart_qsys_width_adapter_001:width_adapter_001 " "Elaborating entity \"uart_qsys_width_adapter_001\" for hierarchy \"uart_qsys_width_adapter_001:width_adapter_001\"" {  } { { "qsys/qsys/synthesis/UART_qsys.vhd" "width_adapter_001" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.vhd" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter uart_qsys_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"uart_qsys_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "qsys/qsys/synthesis/uart_qsys_width_adapter_001.vhd" "width_adapter_001" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/uart_qsys_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563397878 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1521563397904 "|UART_qsys|uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521563397904 "|UART_qsys|uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521563397904 "|UART_qsys|uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field\[0\] 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\[0\]\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1521563397904 "|UART_qsys|uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cs14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cs14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cs14 " "Found entity 1: altsyncram_cs14" {  } { { "db/altsyncram_cs14.tdf" "" { Text "D:/Altera/Projects/UART/db/altsyncram_cs14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563399763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563399763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kgq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kgq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kgq1 " "Found entity 1: altsyncram_kgq1" {  } { { "db/altsyncram_kgq1.tdf" "" { Text "D:/Altera/Projects/UART/db/altsyncram_kgq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563399895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563399895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/Altera/Projects/UART/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563399973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563399973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rjb " "Found entity 1: mux_rjb" {  } { { "db/mux_rjb.tdf" "" { Text "D:/Altera/Projects/UART/db/mux_rjb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563400060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563400060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "D:/Altera/Projects/UART/db/mux_doc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563400310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563400310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/Altera/Projects/UART/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563400431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563400431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_obi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_obi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_obi " "Found entity 1: cntr_obi" {  } { { "db/cntr_obi.tdf" "" { Text "D:/Altera/Projects/UART/db/cntr_obi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563400614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563400614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "D:/Altera/Projects/UART/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563400701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563400701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_65j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_65j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_65j " "Found entity 1: cntr_65j" {  } { { "db/cntr_65j.tdf" "" { Text "D:/Altera/Projects/UART/db/cntr_65j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563400826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563400826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "D:/Altera/Projects/UART/db/cntr_0ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563400964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563400964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "D:/Altera/Projects/UART/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563401030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563401030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/Altera/Projects/UART/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563401168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563401168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/Altera/Projects/UART/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563401276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563401276 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521563401426 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UART_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UART_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1521563404134 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1521563404134 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1521563404134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"UART_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"UART_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521563404220 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521563404220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_elg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_elg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_elg1 " "Found entity 1: altsyncram_elg1" {  } { { "db/altsyncram_elg1.tdf" "" { Text "D:/Altera/Projects/UART/db/altsyncram_elg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521563404285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521563404285 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1521563405349 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" 31 -1 0 } } { "qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/RX_MACHINE.vhd" 33 -1 0 } } { "qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/TX_MACHINE.vhd" 32 -1 0 } } { "qsys/qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "qsys/qsys/synthesis/submodules/UART_module.vhd" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/UART_module.vhd" 41 -1 0 } } { "qsys/qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "qsys/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 165 -1 0 } } { "qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1521563405582 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1521563405582 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "158 " "158 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1521563407843 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1521563408067 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1521563408067 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521563408181 "|UART_qsys|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1521563408181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Altera/Projects/UART/output_files/UART_Avalon.map.smsg " "Generated suppressed messages file D:/Altera/Projects/UART/output_files/UART_Avalon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1521563408717 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 23 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 23 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1521563409705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521563409759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521563409759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1910 " "Implemented 1910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521563410830 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521563410830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1869 " "Implemented 1869 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521563410830 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1521563410830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521563410830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521563411062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 18:30:11 2018 " "Processing ended: Tue Mar 20 18:30:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521563411062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521563411062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521563411062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521563411062 ""}
