$date
	Mon Nov 18 02:01:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ula_tb $end
$var wire 9 ! saida9Bits [8:0] $end
$var reg 1 " clock $end
$var reg 8 # entradaA8Bits [7:0] $end
$var reg 8 $ entradaB8Bits [7:0] $end
$var reg 4 % opCode [3:0] $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 8 & entradaA8Bits [7:0] $end
$var wire 8 ' entradaB8Bits [7:0] $end
$var wire 4 ( opCode [3:0] $end
$var reg 9 ) saida9Bits [8:0] $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
b0 (
bx '
bx &
b0 %
bx $
bx #
0"
bx !
$end
#5
1"
#10
0"
b10100 $
b10100 '
b1001 #
b1001 &
#15
b11101 !
b11101 )
1"
#20
0"
b11111111 $
b11111111 '
b11111111 #
b11111111 &
#25
b111111110 !
b111111110 )
1"
#30
0"
b1 %
b1 (
#35
b0 !
b0 )
1"
#40
0"
b101 $
b101 '
b11001 #
b11001 &
#45
b10100 !
b10100 )
1"
#50
0"
b11111111 $
b11111111 '
b11111111 #
b11111111 &
#55
b0 !
b0 )
1"
#60
0"
b1000110 $
b1000110 '
b1010000 #
b1010000 &
b10 %
b10 (
#65
b1 !
b1 )
1"
#70
0"
b1111000 $
b1111000 '
b1100100 #
b1100100 &
#75
b0 !
b0 )
1"
#80
0"
b11011100 $
b11011100 '
b10010110 #
b10010110 &
b11 %
b11 (
#85
b1 !
b1 )
1"
#90
0"
b1101110 $
b1101110 '
b10111101 #
b10111101 &
#95
b0 !
b0 )
1"
#100
0"
b10 $
b10 '
b10 #
b10 &
b100 %
b100 (
#105
b1 !
b1 )
1"
#110
0"
b11110 $
b11110 '
b101101 #
b101101 &
#115
1"
#120
0"
b10010110 $
b10010110 '
b1011010 #
b1011010 &
#125
b0 !
b0 )
1"
#130
0"
b11110 $
b11110 '
b11110 #
b11110 &
b101 %
b101 (
#135
b1 !
b1 )
1"
#140
0"
b1111000 $
b1111000 '
b111100 #
b111100 &
#145
1"
#150
0"
b1100100 $
b1100100 '
b11001000 #
b11001000 &
#155
b0 !
b0 )
1"
#160
0"
b110010 $
b110010 '
b110010 #
b110010 &
b110 %
b110 (
#165
b1 !
b1 )
1"
#170
0"
b11000 $
b11000 '
b1100100 #
b1100100 &
#175
b0 !
b0 )
1"
#180
0"
b10101 $
b10101 '
b11110 #
b11110 &
#185
1"
#190
0"
b11111111 $
b11111111 '
b11111111 #
b11111111 &
b111 %
b111 (
#195
b1000 *
1"
#200
0"
b0 $
b0 '
b0 #
b0 &
#205
b11111111 !
b11111111 )
b1000 *
1"
#210
0"
b1010101 $
b1010101 '
b1010101 #
b1010101 &
#215
b10101010 !
b10101010 )
b1000 *
1"
#220
0"
b10101010 $
b10101010 '
b10101010 #
b10101010 &
#225
b1010101 !
b1010101 )
b1000 *
1"
#230
0"
b11000011 $
b11000011 '
b11000011 #
b11000011 &
#235
b111100 !
b111100 )
b1000 *
1"
#240
0"
b111100 $
b111100 '
b111100 #
b111100 &
#245
b11000011 !
b11000011 )
b1000 *
1"
#250
0"
b11111111 $
b11111111 '
b11111111 #
b11111111 &
b1000 %
b1000 (
#255
b11111111 !
b11111111 )
b1000 *
1"
#260
0"
b0 $
b0 '
b0 #
b0 &
#265
b0 !
b0 )
b1000 *
1"
#270
0"
b10101010 $
b10101010 '
b10101010 #
b10101010 &
#275
b10101010 !
b10101010 )
b1000 *
1"
#280
0"
b1010101 $
b1010101 '
#285
b0 !
b0 )
b1000 *
1"
#290
0"
b11111111 $
b11111111 '
b11111111 #
b11111111 &
b1001 %
b1001 (
#295
b11111111 !
b11111111 )
b1000 *
1"
#300
0"
b1010101 $
b1010101 '
b10101010 #
b10101010 &
#305
b1000 *
1"
#310
0"
b0 $
b0 '
b0 #
b0 &
#315
b0 !
b0 )
b1000 *
1"
#320
0"
b10101010 $
b10101010 '
b10101010 #
b10101010 &
#325
b10101010 !
b10101010 )
b1000 *
1"
#330
0"
b11111111 $
b11111111 '
b11111111 #
b11111111 &
b1010 %
b1010 (
#335
b0 !
b0 )
b1000 *
1"
#340
0"
b0 $
b0 '
b0 #
b0 &
#345
b1000 *
1"
#350
0"
b1010101 $
b1010101 '
b10101010 #
b10101010 &
#355
b11111111 !
b11111111 )
b1000 *
1"
#360
0"
b10101010 $
b10101010 '
#365
b0 !
b0 )
b1000 *
1"
#370
0"
b11111111 $
b11111111 '
b11111111 #
b11111111 &
b1011 %
b1011 (
#375
b11111111 !
b11111111 )
b1000 *
1"
#380
0"
b0 $
b0 '
b0 #
b0 &
#385
b1000 *
1"
#390
0"
b1010101 $
b1010101 '
b10101010 #
b10101010 &
#395
b0 !
b0 )
b1000 *
1"
#400
0"
b10101010 $
b10101010 '
#405
b11111111 !
b11111111 )
b1000 *
1"
#410
0"
