##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_SIG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_SIG_IntClock:R)
		5.2::Critical Path Report for (UART_SIG_IntClock:R vs. UART_SIG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK          | Frequency: 53.10 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: UART_SIG_IntClock  | Frequency: 53.10 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          UART_SIG_IntClock  41666.7          22834       N/A              N/A         N/A              N/A         N/A              N/A         
UART_SIG_IntClock  UART_SIG_IntClock  1.30417e+007     13023700    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase     
-------------  ------------  -------------------  
Tx_SIG(0)_PAD  29135         UART_SIG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 53.10 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22834p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15363
-------------------------------------   ----- 
End-of-path arrival time (ps)           15363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                                iocell1         2667   2667  22834  RISE       1
\UART_SIG:BUART:rx_postpoll\/main_1         macrocell6      6449   9116  22834  RISE       1
\UART_SIG:BUART:rx_postpoll\/q              macrocell6      3350  12466  22834  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2896  15363  22834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_SIG_IntClock
***********************************************
Clock: UART_SIG_IntClock
Frequency: 53.10 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22834p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15363
-------------------------------------   ----- 
End-of-path arrival time (ps)           15363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                                iocell1         2667   2667  22834  RISE       1
\UART_SIG:BUART:rx_postpoll\/main_1         macrocell6      6449   9116  22834  RISE       1
\UART_SIG:BUART:rx_postpoll\/q              macrocell6      3350  12466  22834  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2896  15363  22834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_SIG_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22834p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15363
-------------------------------------   ----- 
End-of-path arrival time (ps)           15363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                                iocell1         2667   2667  22834  RISE       1
\UART_SIG:BUART:rx_postpoll\/main_1         macrocell6      6449   9116  22834  RISE       1
\UART_SIG:BUART:rx_postpoll\/q              macrocell6      3350  12466  22834  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2896  15363  22834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_SIG_IntClock:R vs. UART_SIG_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SIG:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023700p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12607
-------------------------------------   ----- 
End-of-path arrival time (ps)           12607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  13023700  RISE       1
\UART_SIG:BUART:rx_counter_load\/main_0  macrocell5    5689   6939  13023700  RISE       1
\UART_SIG:BUART:rx_counter_load\/q       macrocell5    3350  10289  13023700  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/load   count7cell    2318  12607  13023700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22834p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15363
-------------------------------------   ----- 
End-of-path arrival time (ps)           15363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                                iocell1         2667   2667  22834  RISE       1
\UART_SIG:BUART:rx_postpoll\/main_1         macrocell6      6449   9116  22834  RISE       1
\UART_SIG:BUART:rx_postpoll\/q              macrocell6      3350  12466  22834  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2896  15363  22834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_SIG:BUART:pollcount_1\/clock_0
Path slack     : 29040p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9116
-------------------------------------   ---- 
End-of-path arrival time (ps)           9116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                         iocell1       2667   2667  22834  RISE       1
\UART_SIG:BUART:pollcount_1\/main_3  macrocell21   6449   9116  29040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_SIG:BUART:pollcount_0\/clock_0
Path slack     : 29040p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9116
-------------------------------------   ---- 
End-of-path arrival time (ps)           9116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                         iocell1       2667   2667  22834  RISE       1
\UART_SIG:BUART:pollcount_0\/main_2  macrocell22   6449   9116  29040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_last\/main_0
Capture Clock  : \UART_SIG:BUART:rx_last\/clock_0
Path slack     : 29957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                     iocell1       2667   2667  22834  RISE       1
\UART_SIG:BUART:rx_last\/main_0  macrocell24   5532   8199  29957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_last\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 29962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                        iocell1       2667   2667  22834  RISE       1
\UART_SIG:BUART:rx_state_0\/main_9  macrocell15   5528   8195  29962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 29962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                         iocell1       2667   2667  22834  RISE       1
\UART_SIG:BUART:rx_status_3\/main_6  macrocell23   5528   8195  29962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 30062p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                        iocell1       2667   2667  22834  RISE       1
\UART_SIG:BUART:rx_state_2\/main_8  macrocell18   5428   8095  30062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SIG:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023700p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12607
-------------------------------------   ----- 
End-of-path arrival time (ps)           12607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  13023700  RISE       1
\UART_SIG:BUART:rx_counter_load\/main_0  macrocell5    5689   6939  13023700  RISE       1
\UART_SIG:BUART:rx_counter_load\/q       macrocell5    3350  10289  13023700  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/load   count7cell    2318  12607  13023700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024220p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11256
-------------------------------------   ----- 
End-of-path arrival time (ps)           11256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q                      macrocell11     1250   1250  13024220  RISE       1
\UART_SIG:BUART:counter_load_not\/main_1           macrocell2      4365   5615  13024220  RISE       1
\UART_SIG:BUART:counter_load_not\/q                macrocell2      3350   8965  13024220  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11256  13024220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SIG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SIG:BUART:sRX:RxSts\/clock
Path slack     : 13026400p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14767
-------------------------------------   ----- 
End-of-path arrival time (ps)           14767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13026400  RISE       1
\UART_SIG:BUART:rx_status_4\/main_1                 macrocell7      2312   5892  13026400  RISE       1
\UART_SIG:BUART:rx_status_4\/q                      macrocell7      3350   9242  13026400  RISE       1
\UART_SIG:BUART:sRX:RxSts\/status_4                 statusicell2    5525  14767  13026400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028158p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7498
-------------------------------------   ---- 
End-of-path arrival time (ps)           7498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  13023700  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6248   7498  13028158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_SIG:BUART:sTX:TxSts\/clock
Path slack     : 13028252p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12915
-------------------------------------   ----- 
End-of-path arrival time (ps)           12915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024694  RISE       1
\UART_SIG:BUART:tx_status_0\/main_2              macrocell3      7061   7251  13028252  RISE       1
\UART_SIG:BUART:tx_status_0\/q                   macrocell3      3350  10601  13028252  RISE       1
\UART_SIG:BUART:sTX:TxSts\/status_0              statusicell1    2314  12915  13028252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028430p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024694  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7037   7227  13028430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SIG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029343p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q                macrocell11     1250   1250  13024220  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5063   6313  13029343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030255p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13030255  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4152   5402  13030255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_0\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13030670p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_0\/q       macrocell22   1250   1250  13026618  RISE       1
\UART_SIG:BUART:rx_state_0\/main_10  macrocell15   6236   7486  13030670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_0\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13030670p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_0\/q       macrocell22   1250   1250  13026618  RISE       1
\UART_SIG:BUART:rx_status_3\/main_7  macrocell23   6236   7486  13030670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13030905p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024694  RISE       1
\UART_SIG:BUART:tx_state_1\/main_2               macrocell10     7062   7252  13030905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13030906p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024694  RISE       1
\UART_SIG:BUART:tx_state_0\/main_2               macrocell11     7061   7251  13030906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SIG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13030938p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7218
-------------------------------------   ---- 
End-of-path arrival time (ps)           7218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13028284  RISE       1
\UART_SIG:BUART:tx_state_0\/main_3                  macrocell11     3638   7218  13030938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SIG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031047p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q                macrocell10     1250   1250  13025236  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3360   4610  13031047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13031218p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13023700  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_0  macrocell16   5689   6939  13031218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13031218p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13023700  RISE       1
\UART_SIG:BUART:rx_state_2\/main_0    macrocell18   5689   6939  13031218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031320p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q                macrocell15     1250   1250  13026310  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3087   4337  13031320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_load_fifo\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031338p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13026626  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5949   7199  13031338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_SIG:BUART:txn\/main_3
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13031477p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031477  RISE       1
\UART_SIG:BUART:txn\/main_3                macrocell9      2309   6679  13031477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell9          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13031615p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13023700  RISE       1
\UART_SIG:BUART:rx_state_0\/main_0    macrocell15   5291   6541  13031615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13031615p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13023700  RISE       1
\UART_SIG:BUART:rx_state_3\/main_0    macrocell17   5291   6541  13031615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031615p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  13023700  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_0  macrocell20   5291   6541  13031615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13031615p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13023700  RISE       1
\UART_SIG:BUART:rx_status_3\/main_0   macrocell23   5291   6541  13031615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:txn\/main_2
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13031845p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q  macrocell11   1250   1250  13024220  RISE       1
\UART_SIG:BUART:txn\/main_2    macrocell9    5061   6311  13031845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell9          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13031845p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q       macrocell11   1250   1250  13024220  RISE       1
\UART_SIG:BUART:tx_state_1\/main_1  macrocell10   5061   6311  13031845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13032195p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030255  RISE       1
\UART_SIG:BUART:rx_state_0\/main_2   macrocell15   4712   5962  13032195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13032195p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030255  RISE       1
\UART_SIG:BUART:rx_state_3\/main_2   macrocell17   4712   5962  13032195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13032195p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030255  RISE       1
\UART_SIG:BUART:rx_status_3\/main_2  macrocell23   4712   5962  13032195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_1\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13032395p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_1\/q      macrocell21   1250   1250  13027533  RISE       1
\UART_SIG:BUART:rx_state_0\/main_8  macrocell15   4511   5761  13032395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_1\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13032395p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_1\/q       macrocell21   1250   1250  13027533  RISE       1
\UART_SIG:BUART:rx_status_3\/main_5  macrocell23   4511   5761  13032395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13032542p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q       macrocell11   1250   1250  13024220  RISE       1
\UART_SIG:BUART:tx_state_2\/main_1  macrocell12   4365   5615  13032542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13032542p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q      macrocell11   1250   1250  13024220  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_1  macrocell13   4365   5615  13032542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SIG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_SIG:BUART:pollcount_1\/clock_0
Path slack     : 13032812p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032812  RISE       1
\UART_SIG:BUART:pollcount_1\/main_1        macrocell21   3405   5345  13032812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SIG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_SIG:BUART:pollcount_0\/clock_0
Path slack     : 13032812p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032812  RISE       1
\UART_SIG:BUART:pollcount_0\/main_1        macrocell22   3405   5345  13032812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_0\/q
Path End       : \UART_SIG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_SIG:BUART:pollcount_1\/clock_0
Path slack     : 13032824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_0\/q       macrocell22   1250   1250  13026618  RISE       1
\UART_SIG:BUART:pollcount_1\/main_4  macrocell21   4083   5333  13032824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_0\/q
Path End       : \UART_SIG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_SIG:BUART:pollcount_0\/clock_0
Path slack     : 13032824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_0\/q       macrocell22   1250   1250  13026618  RISE       1
\UART_SIG:BUART:pollcount_0\/main_3  macrocell22   4083   5333  13032824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SIG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_SIG:BUART:pollcount_1\/clock_0
Path slack     : 13032827p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032827  RISE       1
\UART_SIG:BUART:pollcount_1\/main_0        macrocell21   3390   5330  13032827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SIG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_SIG:BUART:pollcount_0\/clock_0
Path slack     : 13032827p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032827  RISE       1
\UART_SIG:BUART:pollcount_0\/main_0        macrocell22   3390   5330  13032827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13033016p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024694  RISE       1
\UART_SIG:BUART:tx_state_2\/main_2               macrocell12     4951   5141  13033016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13033016p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024694  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_2                macrocell13     4951   5141  13033016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13033099p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q       macrocell11   1250   1250  13024220  RISE       1
\UART_SIG:BUART:tx_state_0\/main_1  macrocell11   3808   5058  13033099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\UART_SIG:BUART:rx_state_0\/main_5         macrocell15   2822   4762  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\UART_SIG:BUART:rx_state_3\/main_5         macrocell17   2822   4762  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033395  RISE       1
\UART_SIG:BUART:rx_state_0\/main_6         macrocell15   2821   4761  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033395  RISE       1
\UART_SIG:BUART:rx_state_3\/main_6         macrocell17   2821   4761  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033395  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_6       macrocell16   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033395  RISE       1
\UART_SIG:BUART:rx_state_2\/main_6         macrocell18   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_5       macrocell16   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\UART_SIG:BUART:rx_state_2\/main_5         macrocell18   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SIG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_SIG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033551p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032812  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/main_1   macrocell19   2666   4606  13033551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13033555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q       macrocell10   1250   1250  13025236  RISE       1
\UART_SIG:BUART:tx_state_0\/main_0  macrocell11   3352   4602  13033555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SIG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_SIG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032827  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/main_0   macrocell19   2662   4602  13033555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13033557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q       macrocell10   1250   1250  13025236  RISE       1
\UART_SIG:BUART:tx_state_2\/main_0  macrocell12   3349   4599  13033557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13033557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q      macrocell10   1250   1250  13025236  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_0  macrocell13   3349   4599  13033557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033571p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033571  RISE       1
\UART_SIG:BUART:rx_state_0\/main_7         macrocell15   2645   4585  13033571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13033571p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033571  RISE       1
\UART_SIG:BUART:rx_state_3\/main_7         macrocell17   2645   4585  13033571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033585p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033571  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_7       macrocell16   2632   4572  13033585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033585p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033571  RISE       1
\UART_SIG:BUART:rx_state_2\/main_7         macrocell18   2632   4572  13033585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033599p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13030255  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_2  macrocell16   3308   4558  13033599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033599p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030255  RISE       1
\UART_SIG:BUART:rx_state_2\/main_2   macrocell18   3308   4558  13033599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:pollcount_1\/q
Path End       : \UART_SIG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_SIG:BUART:pollcount_1\/clock_0
Path slack     : 13033739p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:pollcount_1\/q       macrocell21   1250   1250  13027533  RISE       1
\UART_SIG:BUART:pollcount_1\/main_2  macrocell21   3167   4417  13033739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:pollcount_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:txn\/main_1
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13033814p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q  macrocell10   1250   1250  13025236  RISE       1
\UART_SIG:BUART:txn\/main_1    macrocell9    3093   4343  13033814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13033814p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q       macrocell10   1250   1250  13025236  RISE       1
\UART_SIG:BUART:tx_state_1\/main_0  macrocell10   3093   4343  13033814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033828p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q         macrocell15   1250   1250  13026310  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_1  macrocell16   3079   4329  13033828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033828p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q       macrocell15   1250   1250  13026310  RISE       1
\UART_SIG:BUART:rx_state_2\/main_1  macrocell18   3079   4329  13033828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_SIG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_SIG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033885p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033885  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/main_2   macrocell19   2332   4272  13033885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033984p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q       macrocell15   1250   1250  13026310  RISE       1
\UART_SIG:BUART:rx_state_0\/main_1  macrocell15   2923   4173  13033984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13033984p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q       macrocell15   1250   1250  13026310  RISE       1
\UART_SIG:BUART:rx_state_3\/main_1  macrocell17   2923   4173  13033984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033984p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q               macrocell15   1250   1250  13026310  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_1  macrocell20   2923   4173  13033984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13033984p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q        macrocell15   1250   1250  13026310  RISE       1
\UART_SIG:BUART:rx_status_3\/main_1  macrocell23   2923   4173  13033984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13034023p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q        macrocell13   1250   1250  13034023  RISE       1
\UART_SIG:BUART:tx_state_0\/main_5  macrocell11   2884   4134  13034023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13034024p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q        macrocell13   1250   1250  13034023  RISE       1
\UART_SIG:BUART:tx_state_2\/main_5  macrocell12   2883   4133  13034024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13034026p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q       macrocell12   1250   1250  13025707  RISE       1
\UART_SIG:BUART:tx_state_0\/main_4  macrocell11   2881   4131  13034026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:txn\/main_6
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13034026p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q  macrocell13   1250   1250  13034023  RISE       1
\UART_SIG:BUART:txn\/main_6   macrocell9    2881   4131  13034026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell9          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13034026p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q        macrocell13   1250   1250  13034023  RISE       1
\UART_SIG:BUART:tx_state_1\/main_5  macrocell10   2881   4131  13034026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13034029p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q       macrocell12   1250   1250  13025707  RISE       1
\UART_SIG:BUART:tx_state_2\/main_3  macrocell12   2878   4128  13034029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13034029p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q      macrocell12   1250   1250  13025707  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_3  macrocell13   2878   4128  13034029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:txn\/main_4
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13034029p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q  macrocell12   1250   1250  13025707  RISE       1
\UART_SIG:BUART:txn\/main_4    macrocell9    2878   4128  13034029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell9          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13034029p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q       macrocell12   1250   1250  13025707  RISE       1
\UART_SIG:BUART:tx_state_1\/main_3  macrocell10   2878   4128  13034029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13034107p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q       macrocell17   1250   1250  13026606  RISE       1
\UART_SIG:BUART:rx_state_0\/main_3  macrocell15   2800   4050  13034107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13034107p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q       macrocell17   1250   1250  13026606  RISE       1
\UART_SIG:BUART:rx_state_3\/main_3  macrocell17   2800   4050  13034107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034107p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q               macrocell17   1250   1250  13026606  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_2  macrocell20   2800   4050  13034107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13034107p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q        macrocell17   1250   1250  13026606  RISE       1
\UART_SIG:BUART:rx_status_3\/main_3  macrocell23   2800   4050  13034107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q       macrocell18   1250   1250  13026594  RISE       1
\UART_SIG:BUART:rx_state_0\/main_4  macrocell15   2797   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q       macrocell18   1250   1250  13026594  RISE       1
\UART_SIG:BUART:rx_state_3\/main_4  macrocell17   2797   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q               macrocell18   1250   1250  13026594  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_3  macrocell20   2797   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q        macrocell18   1250   1250  13026594  RISE       1
\UART_SIG:BUART:rx_status_3\/main_4  macrocell23   2797   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13034112p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q         macrocell18   1250   1250  13026594  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_4  macrocell16   2794   4044  13034112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13034112p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q       macrocell18   1250   1250  13026594  RISE       1
\UART_SIG:BUART:rx_state_2\/main_4  macrocell18   2794   4044  13034112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13034124p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q         macrocell17   1250   1250  13026606  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_3  macrocell16   2782   4032  13034124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13034124p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q       macrocell17   1250   1250  13026606  RISE       1
\UART_SIG:BUART:rx_state_2\/main_3  macrocell18   2782   4032  13034124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_last\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13034604p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_last\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_last\/q          macrocell24   1250   1250  13034604  RISE       1
\UART_SIG:BUART:rx_state_2\/main_9  macrocell18   2303   3553  13034604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:txn\/q
Path End       : \UART_SIG:BUART:txn\/main_0
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13034611p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell9          0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:txn\/q       macrocell9    1250   1250  13034611  RISE       1
\UART_SIG:BUART:txn\/main_0  macrocell9    2295   3545  13034611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell9          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_SIG:BUART:txn\/main_5
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13035173p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2983
-------------------------------------   ---- 
End-of-path arrival time (ps)           2983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035173  RISE       1
\UART_SIG:BUART:txn\/main_5                      macrocell9      2793   2983  13035173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_SIG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13035173p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2983
-------------------------------------   ---- 
End-of-path arrival time (ps)           2983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035173  RISE       1
\UART_SIG:BUART:tx_state_1\/main_4               macrocell10     2793   2983  13035173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_SIG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13035195p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2962
-------------------------------------   ---- 
End-of-path arrival time (ps)           2962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035173  RISE       1
\UART_SIG:BUART:tx_state_2\/main_4               macrocell12     2772   2962  13035195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_status_3\/q
Path End       : \UART_SIG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_SIG:BUART:sRX:RxSts\/clock
Path slack     : 13037602p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_status_3\/q       macrocell23    1250   1250  13037602  RISE       1
\UART_SIG:BUART:sRX:RxSts\/status_3  statusicell2   2315   3565  13037602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

