## K10.2 Use of the Armv8.2 extensions to the Cryptographic Extension

## K10.2.1 Use of the SHA512 instructions

These instructions are implemented when FEAT\_SHA512 is implemented.

The following code sequence shows the use of the SHA512 instructions to calculate a SHA512 hash iteration of 80 rounds. This code is not fully optimized.

```
// X0 contains the pointer to the bottom of the (padded) 16*64 bytes of message to be // hashed, with space above the that message to hold a further 64 * 64 bytes of working // data // X1 contains the pointer to the 0th element of 80 64-bit constants (in ascending addresses) defined in ↪ → the SHA2 specification // X2 contains a loop variable // V4,V5,V6, V7 hold VS0 to VS3 respectively // V8 holds running hash V1 // V9 holds running hash V0 MOV X2, #0 loop1: LD1 {V0.2D}, [X0] // Data LD1 {V1.2D}, [X1] // K values ADD X1, X1, #16 ADD X0, X0, #16 ADD X2, X2, #16 ADD V2.2D, V0.2D, V1.2D EXT V2.16B, V2.16B, V2.16B, #8 EXT V8.16B, V6.16B, V7.16B, #8 EXT V9.16B, V5.16B, V6.16B, #8 ADD V7.2D, V7.2D, V2.2D SHA512H Q7, Q8, V9.2D ADD V10.2D, V5.2D, V7.2D SHA512H2 Q7, Q5, V4.2D MOV V5.16B, V4.16B MOV V4.16B, V7.16B MOV V7.16B, V6.16B MOV V6.16B, V10.16B CMP X2, #128 BLT loop1 // work out pointers to previous words in the data SUB X3, X0, #128 SUB X4, X0, #112 SUB X5, X0, #16 SUB X6, X0, #56 loop2: LD1 {V11.2D}, [X3] LD1 {V12.2D}, [X4] LD1 {V13.2D}, [X5] LD1 {V14.2D}, [X6] SHA512SU0 V11.2D, V12.2D SHA512SU1 V11.2D, V13.2D, V14.2D ST1 {V11.2D}, [X0] LD1 {V1.2D}, [X1] // K values ADD X0, X0, #16 ADD X1, X1, #16 ADD X3, X3, #16 ADD X4, X4, #16 ADD X5, X5, #16 ADD X6, X6, #16 ADD X2, X2, #16 ADD V2.2D, V11.2D, V1.2D EXT V2.16B, V2.16B, V2.16B, #8 EXT V8.16B, V6.16B, V7.16B, #8 EXT V9.16B, V5.16B, V6.16B, #8 ADD V7.2D, V7.2D, V2.2D
```

```
SHA512H Q7, Q8, V9.2D ADD V10.2D, V5.2D, V7.2D SHA512H2 Q7, Q5, V4.2D MOV V5.16B, V4.16B MOV V4.16B, V7.16B MOV V7.16B, V6.16B MOV V6.16B, V10.16B CMP X2, #320 BLT loop2
```

## K10.2.2 Use of the SHA3 instructions

These instructions are implemented when FEAT\_SHA3 is implemented.

The following code sequence shows the use of the SHA3 instructions to obtain the combined theta, phi, rho and chi operations of a SHA3 iteration. Arm expects the iota operation to be performed using a lookup table.

This code is not fully optimized for multiple iterations.

```
// Input State: // x=0 x=1 x=2 x=3 x=4 // y=0 v12 v13 v14 v10 v11 // y=1 v7 v8 v9 v5 v6 // y=2 v2 v3 v4 v0 v1 // y=3 v22 v23 v24 v20 v21 // y=4 v17 v18 v19 v15 v16 //- Theta Calculations -// eor3 v25.16B, v12.16B, v7.16B, v2.16B eor3 v25.16B, v25.16B, v22.16B, v17.16B eor3 v26.16B, v13.16B, v8.16B, v3.16B eor3 v26.16B, v26.16B, v23.16B, v18.16B eor3 v27.16B, v14.16B, v9.16B, v4.16B eor3 v27.16B, v27.16B, v24.16B, v19.16B eor3 v28.16B, v10.16B, v5.16B, v0.16B eor3 v28.16B, v28.16B, v20.16B, v15.16B eor3 v29.16B, v11.16B, v6.16B, v1.16B eor3 v29.16B, v29.16B, v21.16B, v16.16B rax1 v30.2D, v29.2D, v26.2D rax1 v31.2D, v27.2D, v29.2D rax1 v29.2D, v25.2D, v27.2D rax1 v27.2D, v28.2D, v25.2D rax1 v25.2D, v26.2D, v28.2D //- Phi\rho Stage -// eor v12.8B, v12.8B, v30.8B xar v26.2D, v21.2D, v27.2D, #56 xar v21.2D, v15.2D, v31.2D, #8 xar v15.2D, v22.2D, v30.2D, #23 xar v22.2D, v11.2D, v27.2D, #37 xar v11.2D, v16.2D, v27.2D, #50 xar v16.2D, v18.2D, v29.2D, #62 xar v18.2D, v5.2D, v31.2D, #9 xar v5.2D, v23.2D, v29.2D, #19 xar v23.2D, v7.2D, v30.2D, #28 xar v7.2D, v10.2D, v31.2D, #36 xar v10.2D, v20.2D, v31.2D, #43 xar v20.2D, v24.2D, v25.2D, #49 xar v24.2D, v3.2D, v29.2D, #54 xar v3.2D, v9.2D, v25.2D, #58 xar v9.2D, v2.2D, v30.2D, #61 xar v2.2D, v13.2D, v29.2D, #63 xar v13.2D, v8.2D, v29.2D, #20 xar v8.2D, v6.2D, v27.2D, #44
```

```
xar v6.2D, v19.2D, v25.2D, #3 xar v19.2D, v1.2D, v27.2D, #25 xar v1.2D, v17.2D, v30.2D, #46 xar v17.2D, v14.2D, v25.2D, #2 xar v14.2D, v4.2D, v25.2D, #21 xar v4.2D, v0.2D, v31.2D, #39 // XAR Output: // // v12 v2 v17 v7 v22 // v23 v13 v3 v18 v8 // v9 v24 v14 v4 v19 // v15 v5 v20 v10 v26 // v1 v16 v6 v21 v11 // // temp: v0, v25, v27, v28, v29, v30, v31 // Phi Output: // // v12 v13 v14 v10 v11 // v7 v8 v9 v5 v6 // v2 v3 v4 v26 v1 // v22 v23 v24 v20 v21 // v17 v18 v19 v15 v16 //- Chi transformations -// bcax v31.16B, v26.16B, v2.16B, v1.16B bcax v27.16B, v1.16B, v3.16B, v2.16B bcax v28.16B, v2.16B, v4.16B, v3.16B bcax v29.16B, v3.16B, v26.16B, v4.16B bcax v30.16B, v4.16B, v1.16B, v26.16B bcax v0.16B, v5.16B, v7.16B, v6.16B bcax v1.16B, v6.16B, v8.16B, v7.16B bcax v2.16B, v7.16B, v9.16B, v8.16B bcax v3.16B, v8.16B, v5.16B, v9.16B bcax v4.16B, v9.16B, v6.16B, v5.16B bcax v5.16B, v10.16B, v12.16B, v11.16B bcax v6.16B, v11.16B, v13.16B, v12.16B bcax v7.16B, v12.16B, v14.16B, v13.16B bcax v8.16B, v13.16B, v10.16B, v14.16B bcax v9.16B, v14.16B, v11.16B, v10.16B bcax v10.16B, v15.16B, v17.16B, v16.16B bcax v11.16B, v16.16B, v18.16B, v17.16B bcax v12.16B, v17.16B, v19.16B, v18.16B bcax v13.16B, v18.16B, v15.16B, v19.16B bcax v14.16B, v19.16B, v16.16B, v15.16B bcax v15.16B, v20.16B, v22.16B, v21.16B bcax v16.16B, v21.16B, v23.16B, v22.16B bcax v17.16B, v22.16B, v24.16B, v23.16B bcax v18.16B, v23.16B, v20.16B, v24.16B bcax v19.16B, v24.16B, v21.16B, v20.16B // Output State from Chi: // // x=0 x=1 x=2 x=3 x=4 // y=0 v7 v8 v9 v5 v6 // y=1 v2 v3 v4 v0 v1 // y=2 v28 v29 v30 v31 v27 // y=3 v17 v18 v19 v15 v16 // y=4 v12 v13 v14 v10 v11
```

## K10.2.3 Use of the SM3 instructions

These instructions are implemented when FEAT\_SM3 is implemented.

The following code sequence shows the use of the SM3 instructions to generate a SM3 hash.

```
.macro MessageExpand VA, VB, VC, VD, VOUT EXT \VOUT().16B, \VB().16B, \VC().16B, #12 SM3PARTW1 \VOUT().4S, \VA().4S, \VD().4S EXT V17.16B, \VA().16B, \VB().16B, #12 EXT V18.16B, \VC().16B, \VD().16B, #8 SM3PARTW2 \VOUT().4S, V18.4S, V17.4S .endm .macro HashPt1 VA, VB, Number SM3SS1 V23.4S, V20.4S, V22.4S, V19.4S EOR V21.16B, \VA().16B, \VB().16B SM3TT1a V20.4S, V23.4S, V21.S[\Number] SM3TT2a V19.4S, V23.4S, \VA().S[\Number] SHL V24.4S, V22.4S, #1 SRI V24.4S, V22.4S, #31 MOV V22.16B, V24.16B .endm .macro HashPt2 VA, VB, Number SM3SS1 V23.4S, V20.4S, V25.4S, V19.4S EOR V21.16B, \VA().16B, \VB().16B SM3TT1b V20.4S, V23.4S, V21.S[\Number] SM3TT2b V19.4S, V23.4S, \VA().S[\Number] SHL V26.4S, V25.4S, #1 SRI V26.4S, V25.4S, #31 MOV V25.16B, V26.16B .endm // V0-V3 holds the initial message // V19 holds EFGH which is the lower half of the input hash // V20 holds ABCD which is the upper half of the input hash // V21 = current VPrime // V22 holds T in bits[127:96] = 0x79cc4519 // V25 holds second value of T in bits[127:96] = 0x9d8a7a87<31:0>; MessageExpand V0, V1, V2, V3, V4 MessageExpand V1, V2, V3, V4, V5 MessageExpand V2, V3, V4, V5, V6 MessageExpand V3, V4, V5, V6, V7 MessageExpand V4, V5, V6, V7, V8 MessageExpand V5, V6, V7, V8, V9 MessageExpand V6, V7, V8, V9, V10 MessageExpand V7, V8, V9, V10, V11 MessageExpand V8, V9, V10, V11, V12 MessageExpand V9, V10, V11, V12, V13 MessageExpand V10, V11, V12, V13, V14 MessageExpand V11, V12, V13, V14, V15 MessageExpand V12, V13, V14, V15, V16 MOV V29.16B, V19.16B MOV V30.16B, V20.16B HashPt1 V0,V1, 0 HashPt1 V0,V1, 1 HashPt1 V0,V1, 2 HashPt1 V0,V1, 3 HashPt1 V1,V2, 0 HashPt1 V1,V2, 1 HashPt1 V1,V2, 2 HashPt1 V1,V2, 3 HashPt1 V2,V3, 0 HashPt1 V2,V3, 1 HashPt1 V2,V3, 2 HashPt1 V2,V3, 3 HashPt1 V3,V4, 0
```

```
HashPt1 V3,V4, 1 HashPt1 V3,V4, 2 HashPt1 V3,V4, 3 HashPt2 V4,V5, 0 HashPt2 V4,V5, 1 HashPt2 V4,V5, 2 HashPt2 V4,V5, 3 HashPt2 V5,V6, 0 HashPt2 V5,V6, 1 HashPt2 V5,V6, 2 HashPt2 V5,V6, 3 HashPt2 V6,V7, 0 HashPt2 V6,V7, 1 HashPt2 V6,V7, 2 HashPt2 V6,V7, 3 HashPt2 V7,V8, 0 HashPt2 V7,V8, 1 HashPt2 V7,V8, 2 HashPt2 V7,V8, 3 HashPt2 V8,V9, 0 HashPt2 V8,V9, 1 HashPt2 V8,V9, 2 HashPt2 V8,V9, 3 HashPt2 V9,V10, 0 HashPt2 V9,V10, 1 HashPt2 V9,V10, 2 HashPt2 V9,V10, 3 HashPt2 V10,V11, 0 HashPt2 V10,V11, 1 HashPt2 V10,V11, 2 HashPt2 V10,V11, 3 HashPt2 V11,V12, 0 HashPt2 V11,V12, 1 HashPt2 V11,V12, 2 HashPt2 V11,V12, 3 HashPt2 V12,V13, 0 HashPt2 V12,V13, 1 HashPt2 V12,V13, 2 HashPt2 V12,V13, 3 HashPt2 V13,V14, 0 HashPt2 V13,V14, 1 HashPt2 V13,V14, 2 HashPt2 V13,V14, 3 HashPt2 V14,V15, 0 HashPt2 V14,V15, 1 HashPt2 V14,V15, 2 HashPt2 V14,V15, 3 HashPt2 V15,V16, 0 HashPt2 V15,V16, 1 HashPt2 V15,V16, 2 HashPt2 V15,V16, 3 EOR V19.16B, V29.16B, V19.16B EOR V20.16B, V30.16B, V20.16B // V19 holds EFGH which is the lower half of the output hash // V20 holds ABCD which is the upper half of the output hash
```

## K10.2.4 Use of the SM4 instructions

These instructions are implemented when FEAT\_SM4 is implemented.

The following code sequences show the use of the SM4 instructions to perform SM4 encryption and decryption:

## Encryption

```
// Encryption // V0 contains 0xb27022dc677d919756aa3350a3b1bac6<127:0>; // V8 contains the Key // V2 contains the data to be encrypted // V16 contains: 0x545b6269383f464d1c232a3100070e15; // V17 contains: 0xc4cbd2d9a8afb6bd8c939aa170777e85; // V18 contains: 0x343b4249181f262dfc030a11e0e7eef5; // V19 contains: 0xa4abb2b9888f969d6c737a8150575e65; // V20 contains: 0x141b2229f8ff060ddce3eaf1c0c7ced5; // V21 contains: 0x848b9299686f767d4c535a6130373e45; // V22 contains: 0xf4fb0209d8dfe6edbcc3cad1a0a7aeb5; // V23 contains: 0x646b7279484f565d2c333a4110171e25; EOR V8.16b, V8.16b, V0.16b; SM4EKEY V8.4S, V8.4S, V16.4S SM4EKEY V9.4S, V8.4S, V17.4S SM4EKEY V10.4S, V9.4S, V18.4S SM4EKEY V11.4S, V10.4S, V19.4S SM4EKEY V12.4S, V11.4S, V20.4S SM4EKEY V13.4S, V12.4S, V21.4S SM4EKEY V14.4S, V13.4S, V22.4S SM4EKEY V15.4S, V14.4S, V23.4S SM4E V2.4S, V8.4S SM4E V2.4S, V9.4S SM4E V2.4S, V10.4S SM4E V2.4S, V11.4S SM4E V2.4S, V12.4S SM4E V2.4S, V13.4S SM4E V2.4S, V14.4S SM4E V2.4S, V15.4S // need to reverse the order of the words at the end REV64 v2.4S, v2.4S EXT V2.16B, V2.16B, V2.16B, #8
```

```
of the operation
```

```
Decryption a decryption:
```

```
// Decryption // V0 contains 0xb27022dc677d919756aa3350a3b1bac6<127:0>; // V8 contains the Key // V2 contains the data to be decrypted // V16 contains: 0x545b6269383f464d1c232a3100070e15; // V17 contains: 0xc4cbd2d9a8afb6bd8c939aa170777e85; // V18 contains: 0x343b4249181f262dfc030a11e0e7eef5; // V19 contains: 0xa4abb2b9888f969d6c737a8150575e65; // V20 contains: 0x141b2229f8ff060ddce3eaf1c0c7ced5; // V21 contains: 0x848b9299686f767d4c535a6130373e45; // V22 contains: 0xf4fb0209d8dfe6edbcc3cad1a0a7aeb5; // V23 contains: 0x646b7279484f565d2c333a4110171e25; // need to reverse the order of the keys to do EOR V8.16b, V8.16b, V0.16b; SM4EKEY V8.4S, V8.4S, V16.4S SM4EKEY V9.4S, V8.4S, V17.4S SM4EKEY V10.4S, V9.4S, V18.4S SM4EKEY V11.4S, V10.4S, V19.4S SM4EKEY V12.4S, V11.4S, V20.4S SM4EKEY V13.4S, V12.4S, V21.4S SM4EKEY V14.4S, V13.4S, V22.4S SM4EKEY V15.4S, V14.4S, V23.4S REV64 V8.4S, V8.4S EXT V8.16B, V8.16B, V8.16B, #8
```

```
REV64 V9.4S, V9.4S EXT V9.16B, V9.16B, V9.16B, #8 REV64 V10.4S, V10.4S EXT V10.16B, V10.16B, V10.16B, #8 REV64 V11.4S, V11.4S EXT V11.16B, V11.16B, V11.16B, #8 REV64 V12.4S, V12.4S EXT V12.16B, V12.16B, V12.16B, #8 REV64 V13.4S, V13.4S EXT V13.16B, V13.16B, V13.16B, #8 REV64 V14.4S, V14.4S EXT V14.16B, V14.16B, V14.16B, #8 REV64 V15.4S, V15.4S EXT V15.16B, V15.16B, V15.16B, #8 SM4E V2.4S, V15.4S SM4E V2.4S, V14.4S SM4E V2.4S, V13.4S SM4E V2.4S, V12.4S SM4E V2.4S, V11.4S SM4E V2.4S, V10.4S SM4E V2.4S, V9.4S SM4E V2.4S, V8.4S // final reversal of the order of the words in the result: REV64 V2.4S, V2.4S EXT V2.16B, V2.16B, V2.16B, #8
```