$date
	Sat Oct 22 20:23:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#456594
b100 &
b100 %
1$
b100 !
1"
#456595
0"
#456598
b10 &
b10 %
#456602
b1 &
b1 %
1#
#456606
b0 &
0#
b0 %
0$
#1442407
b101 !
1"
#1442410
b101 &
b101 %
1$
#1442411
0"
#1442414
b10000 &
b10000 %
#1442418
b1000 &
b1000 %
#1442422
b100 &
b100 %
#1442426
b10 &
b10 %
#1442430
b1 &
1#
b1 %
#1442434
b0 &
b0 %
0#
0$
#2373142
b111 &
b111 %
1$
b111 !
1"
#2373143
0"
#2373146
b10110 &
b10110 %
#2373150
b1011 &
b1011 %
#2373154
b100010 &
b100010 %
#2373158
b10001 &
b10001 %
#2373162
b110100 &
b110100 %
#2373166
b11010 &
b11010 %
#2373170
b1101 &
b1101 %
#2373174
b101000 &
b101000 %
#2373178
b10100 &
b10100 %
#2373182
b1010 &
b1010 %
#2373186
b101 &
b101 %
#2373190
b10000 &
b10000 %
#2373194
b1000 &
b1000 %
#2373198
b100 &
b100 %
#2373202
b10 &
b10 %
#2373206
b1 &
1#
b1 %
#2373210
b0 &
b0 %
0#
0$
#4500012
