<stg><name>accelerator_Pipeline_VITIS_LOOP_323_16</name>


<trans_list>

<trans id="1209" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_51"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4096 %weights_l1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %d_l1_0_7_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l1_0_7_load_2

]]></Node>
<StgValue><ssdm name="d_l1_0_7_load_2_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %d_l1_0_6_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l1_0_6_load_2

]]></Node>
<StgValue><ssdm name="d_l1_0_6_load_2_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %d_l1_0_5_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l1_0_5_load_2

]]></Node>
<StgValue><ssdm name="d_l1_0_5_load_2_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %d_l1_0_4_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l1_0_4_load_2

]]></Node>
<StgValue><ssdm name="d_l1_0_4_load_2_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %d_l1_0_3_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l1_0_3_load_2

]]></Node>
<StgValue><ssdm name="d_l1_0_3_load_2_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %d_l1_0_2_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l1_0_2_load_2

]]></Node>
<StgValue><ssdm name="d_l1_0_2_load_2_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %d_l1_0_1_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l1_0_1_load_2

]]></Node>
<StgValue><ssdm name="d_l1_0_1_load_2_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %d_l1_0_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l1_0_load_2

]]></Node>
<StgValue><ssdm name="d_l1_0_load_2_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:11 %biases_l1_load_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %biases_l1_load

]]></Node>
<StgValue><ssdm name="biases_l1_load_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i512 %biases_l1_load_read, i512 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %store_ln55 = store i4 0, i4 %i_51

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %VITIS_LOOP_324_2.i76

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i76:0 %i = load i4 %i_51

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i76:1 %icmp_ln323 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i76:2 %add_ln323 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i76:3 %br_ln323 = br i1 %icmp_ln323, void %VITIS_LOOP_324_2.i76.split, void %_Z16updateWeightBiasILi64ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i76.split:1 %zext_ln323 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln323"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i76.split:2 %trunc_ln323 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln323"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="4096" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:6 %weights_l1_addr = getelementptr i4096 %weights_l1, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="weights_l1_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4096" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:7 %weights_l1_load = load i3 %weights_l1_addr

]]></Node>
<StgValue><ssdm name="weights_l1_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:10 %update_temp_mat_64_addr = getelementptr i64 %update_temp_mat_64, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_64_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:11 %update_temp_mat_64_load = load i3 %update_temp_mat_64_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_64_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:17 %update_temp_mat_65_addr = getelementptr i64 %update_temp_mat_65, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_65_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:18 %update_temp_mat_65_load = load i3 %update_temp_mat_65_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_65_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:24 %update_temp_mat_66_addr = getelementptr i64 %update_temp_mat_66, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_66_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:25 %update_temp_mat_66_load = load i3 %update_temp_mat_66_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_66_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:31 %update_temp_mat_67_addr = getelementptr i64 %update_temp_mat_67, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_67_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:32 %update_temp_mat_67_load = load i3 %update_temp_mat_67_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_67_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:38 %update_temp_mat_68_addr = getelementptr i64 %update_temp_mat_68, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_68_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:39 %update_temp_mat_68_load = load i3 %update_temp_mat_68_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_68_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:45 %update_temp_mat_69_addr = getelementptr i64 %update_temp_mat_69, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_69_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:46 %update_temp_mat_69_load = load i3 %update_temp_mat_69_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_69_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:52 %update_temp_mat_70_addr = getelementptr i64 %update_temp_mat_70, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_70_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:53 %update_temp_mat_70_load = load i3 %update_temp_mat_70_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_70_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:59 %update_temp_mat_71_addr = getelementptr i64 %update_temp_mat_71, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_71_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:60 %update_temp_mat_71_load = load i3 %update_temp_mat_71_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_71_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:66 %update_temp_mat_72_addr = getelementptr i64 %update_temp_mat_72, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_72_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:67 %update_temp_mat_72_load = load i3 %update_temp_mat_72_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_72_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:73 %update_temp_mat_73_addr = getelementptr i64 %update_temp_mat_73, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_73_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:74 %update_temp_mat_73_load = load i3 %update_temp_mat_73_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_73_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:80 %update_temp_mat_74_addr = getelementptr i64 %update_temp_mat_74, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_74_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:81 %update_temp_mat_74_load = load i3 %update_temp_mat_74_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_74_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:87 %update_temp_mat_75_addr = getelementptr i64 %update_temp_mat_75, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_75_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:88 %update_temp_mat_75_load = load i3 %update_temp_mat_75_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_75_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:94 %update_temp_mat_76_addr = getelementptr i64 %update_temp_mat_76, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_76_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:95 %update_temp_mat_76_load = load i3 %update_temp_mat_76_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_76_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:101 %update_temp_mat_77_addr = getelementptr i64 %update_temp_mat_77, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_77_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:102 %update_temp_mat_77_load = load i3 %update_temp_mat_77_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_77_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:108 %update_temp_mat_78_addr = getelementptr i64 %update_temp_mat_78, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_78_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:109 %update_temp_mat_78_load = load i3 %update_temp_mat_78_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_78_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:115 %update_temp_mat_79_addr = getelementptr i64 %update_temp_mat_79, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_79_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:116 %update_temp_mat_79_load = load i3 %update_temp_mat_79_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_79_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:122 %update_temp_mat_80_addr = getelementptr i64 %update_temp_mat_80, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_80_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:123 %update_temp_mat_80_load = load i3 %update_temp_mat_80_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_80_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:129 %update_temp_mat_81_addr = getelementptr i64 %update_temp_mat_81, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_81_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:130 %update_temp_mat_81_load = load i3 %update_temp_mat_81_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_81_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:136 %update_temp_mat_82_addr = getelementptr i64 %update_temp_mat_82, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_82_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:137 %update_temp_mat_82_load = load i3 %update_temp_mat_82_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_82_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:143 %update_temp_mat_83_addr = getelementptr i64 %update_temp_mat_83, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_83_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:144 %update_temp_mat_83_load = load i3 %update_temp_mat_83_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_83_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:150 %update_temp_mat_84_addr = getelementptr i64 %update_temp_mat_84, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_84_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:151 %update_temp_mat_84_load = load i3 %update_temp_mat_84_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_84_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:157 %update_temp_mat_85_addr = getelementptr i64 %update_temp_mat_85, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_85_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:158 %update_temp_mat_85_load = load i3 %update_temp_mat_85_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_85_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:164 %update_temp_mat_86_addr = getelementptr i64 %update_temp_mat_86, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_86_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:165 %update_temp_mat_86_load = load i3 %update_temp_mat_86_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_86_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:171 %update_temp_mat_87_addr = getelementptr i64 %update_temp_mat_87, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_87_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:172 %update_temp_mat_87_load = load i3 %update_temp_mat_87_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_87_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:178 %update_temp_mat_88_addr = getelementptr i64 %update_temp_mat_88, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_88_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:179 %update_temp_mat_88_load = load i3 %update_temp_mat_88_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_88_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:185 %update_temp_mat_89_addr = getelementptr i64 %update_temp_mat_89, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_89_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:186 %update_temp_mat_89_load = load i3 %update_temp_mat_89_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_89_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:192 %update_temp_mat_90_addr = getelementptr i64 %update_temp_mat_90, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_90_addr"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:193 %update_temp_mat_90_load = load i3 %update_temp_mat_90_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_90_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:199 %update_temp_mat_91_addr = getelementptr i64 %update_temp_mat_91, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_91_addr"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:200 %update_temp_mat_91_load = load i3 %update_temp_mat_91_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_91_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:206 %update_temp_mat_92_addr = getelementptr i64 %update_temp_mat_92, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_92_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:207 %update_temp_mat_92_load = load i3 %update_temp_mat_92_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_92_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:213 %update_temp_mat_93_addr = getelementptr i64 %update_temp_mat_93, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_93_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:214 %update_temp_mat_93_load = load i3 %update_temp_mat_93_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_93_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:220 %update_temp_mat_94_addr = getelementptr i64 %update_temp_mat_94, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_94_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:221 %update_temp_mat_94_load = load i3 %update_temp_mat_94_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_94_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:227 %update_temp_mat_95_addr = getelementptr i64 %update_temp_mat_95, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_95_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:228 %update_temp_mat_95_load = load i3 %update_temp_mat_95_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_95_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:234 %update_temp_mat_96_addr = getelementptr i64 %update_temp_mat_96, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_96_addr"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:235 %update_temp_mat_96_load = load i3 %update_temp_mat_96_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_96_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:241 %update_temp_mat_97_addr = getelementptr i64 %update_temp_mat_97, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_97_addr"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:242 %update_temp_mat_97_load = load i3 %update_temp_mat_97_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_97_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:248 %update_temp_mat_98_addr = getelementptr i64 %update_temp_mat_98, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_98_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:249 %update_temp_mat_98_load = load i3 %update_temp_mat_98_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_98_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:255 %update_temp_mat_99_addr = getelementptr i64 %update_temp_mat_99, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_99_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:256 %update_temp_mat_99_load = load i3 %update_temp_mat_99_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_99_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:262 %update_temp_mat_100_addr = getelementptr i64 %update_temp_mat_100, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_100_addr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:263 %update_temp_mat_100_load = load i3 %update_temp_mat_100_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_100_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:269 %update_temp_mat_101_addr = getelementptr i64 %update_temp_mat_101, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_101_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:270 %update_temp_mat_101_load = load i3 %update_temp_mat_101_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_101_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:276 %update_temp_mat_102_addr = getelementptr i64 %update_temp_mat_102, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_102_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:277 %update_temp_mat_102_load = load i3 %update_temp_mat_102_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_102_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:283 %update_temp_mat_103_addr = getelementptr i64 %update_temp_mat_103, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_103_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:284 %update_temp_mat_103_load = load i3 %update_temp_mat_103_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_103_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:290 %update_temp_mat_104_addr = getelementptr i64 %update_temp_mat_104, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_104_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:291 %update_temp_mat_104_load = load i3 %update_temp_mat_104_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_104_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:297 %update_temp_mat_105_addr = getelementptr i64 %update_temp_mat_105, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_105_addr"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:298 %update_temp_mat_105_load = load i3 %update_temp_mat_105_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_105_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:304 %update_temp_mat_106_addr = getelementptr i64 %update_temp_mat_106, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_106_addr"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:305 %update_temp_mat_106_load = load i3 %update_temp_mat_106_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_106_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:311 %update_temp_mat_107_addr = getelementptr i64 %update_temp_mat_107, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_107_addr"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:312 %update_temp_mat_107_load = load i3 %update_temp_mat_107_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_107_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:318 %update_temp_mat_108_addr = getelementptr i64 %update_temp_mat_108, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_108_addr"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:319 %update_temp_mat_108_load = load i3 %update_temp_mat_108_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_108_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:325 %update_temp_mat_109_addr = getelementptr i64 %update_temp_mat_109, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_109_addr"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:326 %update_temp_mat_109_load = load i3 %update_temp_mat_109_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_109_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:332 %update_temp_mat_110_addr = getelementptr i64 %update_temp_mat_110, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_110_addr"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:333 %update_temp_mat_110_load = load i3 %update_temp_mat_110_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_110_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:339 %update_temp_mat_111_addr = getelementptr i64 %update_temp_mat_111, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_111_addr"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:340 %update_temp_mat_111_load = load i3 %update_temp_mat_111_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_111_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:346 %update_temp_mat_112_addr = getelementptr i64 %update_temp_mat_112, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_112_addr"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:347 %update_temp_mat_112_load = load i3 %update_temp_mat_112_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_112_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:353 %update_temp_mat_113_addr = getelementptr i64 %update_temp_mat_113, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_113_addr"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:354 %update_temp_mat_113_load = load i3 %update_temp_mat_113_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_113_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:360 %update_temp_mat_114_addr = getelementptr i64 %update_temp_mat_114, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_114_addr"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:361 %update_temp_mat_114_load = load i3 %update_temp_mat_114_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_114_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:367 %update_temp_mat_115_addr = getelementptr i64 %update_temp_mat_115, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_115_addr"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:368 %update_temp_mat_115_load = load i3 %update_temp_mat_115_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_115_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:374 %update_temp_mat_116_addr = getelementptr i64 %update_temp_mat_116, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_116_addr"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:375 %update_temp_mat_116_load = load i3 %update_temp_mat_116_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_116_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:381 %update_temp_mat_117_addr = getelementptr i64 %update_temp_mat_117, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_117_addr"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:382 %update_temp_mat_117_load = load i3 %update_temp_mat_117_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_117_load"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:388 %update_temp_mat_118_addr = getelementptr i64 %update_temp_mat_118, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_118_addr"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:389 %update_temp_mat_118_load = load i3 %update_temp_mat_118_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_118_load"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:395 %update_temp_mat_119_addr = getelementptr i64 %update_temp_mat_119, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_119_addr"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:396 %update_temp_mat_119_load = load i3 %update_temp_mat_119_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_119_load"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:402 %update_temp_mat_120_addr = getelementptr i64 %update_temp_mat_120, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_120_addr"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:403 %update_temp_mat_120_load = load i3 %update_temp_mat_120_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_120_load"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:409 %update_temp_mat_121_addr = getelementptr i64 %update_temp_mat_121, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_121_addr"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:410 %update_temp_mat_121_load = load i3 %update_temp_mat_121_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_121_load"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:416 %update_temp_mat_122_addr = getelementptr i64 %update_temp_mat_122, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_122_addr"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:417 %update_temp_mat_122_load = load i3 %update_temp_mat_122_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_122_load"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:423 %update_temp_mat_123_addr = getelementptr i64 %update_temp_mat_123, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_123_addr"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:424 %update_temp_mat_123_load = load i3 %update_temp_mat_123_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_123_load"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:430 %update_temp_mat_124_addr = getelementptr i64 %update_temp_mat_124, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_124_addr"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:431 %update_temp_mat_124_load = load i3 %update_temp_mat_124_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_124_load"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:437 %update_temp_mat_125_addr = getelementptr i64 %update_temp_mat_125, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_125_addr"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:438 %update_temp_mat_125_load = load i3 %update_temp_mat_125_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_125_load"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:444 %update_temp_mat_126_addr = getelementptr i64 %update_temp_mat_126, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_126_addr"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:445 %update_temp_mat_126_load = load i3 %update_temp_mat_126_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_126_load"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:451 %update_temp_mat_127_addr = getelementptr i64 %update_temp_mat_127, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_127_addr"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:452 %update_temp_mat_127_load = load i3 %update_temp_mat_127_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_127_load"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i76.split:458 %shl_ln56_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln323, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln56_3"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="512" op_0_bw="9">
<![CDATA[
VITIS_LOOP_324_2.i76.split:459 %zext_ln327 = zext i9 %shl_ln56_3

]]></Node>
<StgValue><ssdm name="zext_ln327"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:463 %tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %d_l1_0_load_2_read, i3 1, i64 %d_l1_0_1_load_2_read, i3 2, i64 %d_l1_0_2_load_2_read, i3 3, i64 %d_l1_0_3_load_2_read, i3 4, i64 %d_l1_0_4_load_2_read, i3 5, i64 %d_l1_0_5_load_2_read, i3 6, i64 %d_l1_0_6_load_2_read, i3 7, i64 %d_l1_0_7_load_2_read, i64 <undef>, i3 %trunc_ln323

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:464 %mul29_i2 = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i2"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_324_2.i76.split:467 %shl_ln327 = shl i512 18446744073709551615, i512 %zext_ln327

]]></Node>
<StgValue><ssdm name="shl_ln327"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i76.split:474 %store_ln55 = store i4 %add_ln323, i4 %i_51

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="178" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4096" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:7 %weights_l1_load = load i3 %weights_l1_addr

]]></Node>
<StgValue><ssdm name="weights_l1_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_324_2.i76.split:8 %trunc_ln325 = trunc i4096 %weights_l1_load

]]></Node>
<StgValue><ssdm name="trunc_ln325"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:11 %update_temp_mat_64_load = load i3 %update_temp_mat_64_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_64_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:12 %mul_i4 = dmul i64 %update_temp_mat_64_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:15 %trunc_ln325_s = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln325_s"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:18 %update_temp_mat_65_load = load i3 %update_temp_mat_65_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_65_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:19 %mul_i82_1 = dmul i64 %update_temp_mat_65_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_1"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:22 %trunc_ln325_10 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln325_10"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:25 %update_temp_mat_66_load = load i3 %update_temp_mat_66_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_66_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:26 %mul_i82_2 = dmul i64 %update_temp_mat_66_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_2"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:29 %trunc_ln325_11 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln325_11"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:32 %update_temp_mat_67_load = load i3 %update_temp_mat_67_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_67_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:33 %mul_i82_3 = dmul i64 %update_temp_mat_67_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_3"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:36 %trunc_ln325_12 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln325_12"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:39 %update_temp_mat_68_load = load i3 %update_temp_mat_68_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_68_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:40 %mul_i82_4 = dmul i64 %update_temp_mat_68_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_4"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:43 %trunc_ln325_13 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln325_13"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:46 %update_temp_mat_69_load = load i3 %update_temp_mat_69_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_69_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:47 %mul_i82_5 = dmul i64 %update_temp_mat_69_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_5"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:50 %trunc_ln325_14 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln325_14"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:53 %update_temp_mat_70_load = load i3 %update_temp_mat_70_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_70_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:54 %mul_i82_6 = dmul i64 %update_temp_mat_70_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_6"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:57 %trunc_ln325_15 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln325_15"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:60 %update_temp_mat_71_load = load i3 %update_temp_mat_71_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_71_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:61 %mul_i82_7 = dmul i64 %update_temp_mat_71_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_7"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:64 %trunc_ln325_16 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 512, i32 575

]]></Node>
<StgValue><ssdm name="trunc_ln325_16"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:67 %update_temp_mat_72_load = load i3 %update_temp_mat_72_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_72_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:68 %mul_i82_8 = dmul i64 %update_temp_mat_72_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_8"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:71 %trunc_ln325_17 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 576, i32 639

]]></Node>
<StgValue><ssdm name="trunc_ln325_17"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:74 %update_temp_mat_73_load = load i3 %update_temp_mat_73_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_73_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:75 %mul_i82_9 = dmul i64 %update_temp_mat_73_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_9"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:78 %trunc_ln325_18 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 640, i32 703

]]></Node>
<StgValue><ssdm name="trunc_ln325_18"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:81 %update_temp_mat_74_load = load i3 %update_temp_mat_74_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_74_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:82 %mul_i82_s = dmul i64 %update_temp_mat_74_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_s"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:85 %trunc_ln325_19 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 704, i32 767

]]></Node>
<StgValue><ssdm name="trunc_ln325_19"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:88 %update_temp_mat_75_load = load i3 %update_temp_mat_75_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_75_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:92 %trunc_ln325_20 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 768, i32 831

]]></Node>
<StgValue><ssdm name="trunc_ln325_20"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:95 %update_temp_mat_76_load = load i3 %update_temp_mat_76_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_76_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:99 %trunc_ln325_21 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 832, i32 895

]]></Node>
<StgValue><ssdm name="trunc_ln325_21"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:102 %update_temp_mat_77_load = load i3 %update_temp_mat_77_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_77_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:106 %trunc_ln325_22 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 896, i32 959

]]></Node>
<StgValue><ssdm name="trunc_ln325_22"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:109 %update_temp_mat_78_load = load i3 %update_temp_mat_78_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_78_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:113 %trunc_ln325_23 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 960, i32 1023

]]></Node>
<StgValue><ssdm name="trunc_ln325_23"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:116 %update_temp_mat_79_load = load i3 %update_temp_mat_79_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_79_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:120 %trunc_ln325_24 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1024, i32 1087

]]></Node>
<StgValue><ssdm name="trunc_ln325_24"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:123 %update_temp_mat_80_load = load i3 %update_temp_mat_80_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_80_load"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:127 %trunc_ln325_25 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1088, i32 1151

]]></Node>
<StgValue><ssdm name="trunc_ln325_25"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:130 %update_temp_mat_81_load = load i3 %update_temp_mat_81_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_81_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:134 %trunc_ln325_26 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1152, i32 1215

]]></Node>
<StgValue><ssdm name="trunc_ln325_26"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:137 %update_temp_mat_82_load = load i3 %update_temp_mat_82_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_82_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:141 %trunc_ln325_27 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1216, i32 1279

]]></Node>
<StgValue><ssdm name="trunc_ln325_27"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:144 %update_temp_mat_83_load = load i3 %update_temp_mat_83_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_83_load"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:148 %trunc_ln325_28 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1280, i32 1343

]]></Node>
<StgValue><ssdm name="trunc_ln325_28"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:151 %update_temp_mat_84_load = load i3 %update_temp_mat_84_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_84_load"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:155 %trunc_ln325_29 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1344, i32 1407

]]></Node>
<StgValue><ssdm name="trunc_ln325_29"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:158 %update_temp_mat_85_load = load i3 %update_temp_mat_85_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_85_load"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:162 %trunc_ln325_30 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1408, i32 1471

]]></Node>
<StgValue><ssdm name="trunc_ln325_30"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:165 %update_temp_mat_86_load = load i3 %update_temp_mat_86_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_86_load"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:169 %trunc_ln325_31 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1472, i32 1535

]]></Node>
<StgValue><ssdm name="trunc_ln325_31"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:172 %update_temp_mat_87_load = load i3 %update_temp_mat_87_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_87_load"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:176 %trunc_ln325_32 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1536, i32 1599

]]></Node>
<StgValue><ssdm name="trunc_ln325_32"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:179 %update_temp_mat_88_load = load i3 %update_temp_mat_88_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_88_load"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:183 %trunc_ln325_33 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1600, i32 1663

]]></Node>
<StgValue><ssdm name="trunc_ln325_33"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:186 %update_temp_mat_89_load = load i3 %update_temp_mat_89_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_89_load"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:190 %trunc_ln325_34 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1664, i32 1727

]]></Node>
<StgValue><ssdm name="trunc_ln325_34"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:193 %update_temp_mat_90_load = load i3 %update_temp_mat_90_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_90_load"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:197 %trunc_ln325_35 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1728, i32 1791

]]></Node>
<StgValue><ssdm name="trunc_ln325_35"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:200 %update_temp_mat_91_load = load i3 %update_temp_mat_91_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_91_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:204 %trunc_ln325_36 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1792, i32 1855

]]></Node>
<StgValue><ssdm name="trunc_ln325_36"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:207 %update_temp_mat_92_load = load i3 %update_temp_mat_92_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_92_load"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:211 %trunc_ln325_37 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1856, i32 1919

]]></Node>
<StgValue><ssdm name="trunc_ln325_37"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:214 %update_temp_mat_93_load = load i3 %update_temp_mat_93_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_93_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:218 %trunc_ln325_38 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1920, i32 1983

]]></Node>
<StgValue><ssdm name="trunc_ln325_38"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:221 %update_temp_mat_94_load = load i3 %update_temp_mat_94_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_94_load"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:225 %trunc_ln325_39 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 1984, i32 2047

]]></Node>
<StgValue><ssdm name="trunc_ln325_39"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:228 %update_temp_mat_95_load = load i3 %update_temp_mat_95_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_95_load"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:232 %trunc_ln325_40 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2048, i32 2111

]]></Node>
<StgValue><ssdm name="trunc_ln325_40"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:235 %update_temp_mat_96_load = load i3 %update_temp_mat_96_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_96_load"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:239 %trunc_ln325_41 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2112, i32 2175

]]></Node>
<StgValue><ssdm name="trunc_ln325_41"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:242 %update_temp_mat_97_load = load i3 %update_temp_mat_97_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_97_load"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:246 %trunc_ln325_42 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2176, i32 2239

]]></Node>
<StgValue><ssdm name="trunc_ln325_42"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:249 %update_temp_mat_98_load = load i3 %update_temp_mat_98_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_98_load"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:253 %trunc_ln325_43 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2240, i32 2303

]]></Node>
<StgValue><ssdm name="trunc_ln325_43"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:256 %update_temp_mat_99_load = load i3 %update_temp_mat_99_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_99_load"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:260 %trunc_ln325_44 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2304, i32 2367

]]></Node>
<StgValue><ssdm name="trunc_ln325_44"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:263 %update_temp_mat_100_load = load i3 %update_temp_mat_100_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_100_load"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:267 %trunc_ln325_45 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2368, i32 2431

]]></Node>
<StgValue><ssdm name="trunc_ln325_45"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:270 %update_temp_mat_101_load = load i3 %update_temp_mat_101_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_101_load"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:274 %trunc_ln325_46 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2432, i32 2495

]]></Node>
<StgValue><ssdm name="trunc_ln325_46"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:277 %update_temp_mat_102_load = load i3 %update_temp_mat_102_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_102_load"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:281 %trunc_ln325_47 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2496, i32 2559

]]></Node>
<StgValue><ssdm name="trunc_ln325_47"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:284 %update_temp_mat_103_load = load i3 %update_temp_mat_103_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_103_load"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:288 %trunc_ln325_48 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2560, i32 2623

]]></Node>
<StgValue><ssdm name="trunc_ln325_48"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:291 %update_temp_mat_104_load = load i3 %update_temp_mat_104_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_104_load"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:295 %trunc_ln325_49 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2624, i32 2687

]]></Node>
<StgValue><ssdm name="trunc_ln325_49"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:298 %update_temp_mat_105_load = load i3 %update_temp_mat_105_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_105_load"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:302 %trunc_ln325_50 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2688, i32 2751

]]></Node>
<StgValue><ssdm name="trunc_ln325_50"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:305 %update_temp_mat_106_load = load i3 %update_temp_mat_106_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_106_load"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:309 %trunc_ln325_51 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2752, i32 2815

]]></Node>
<StgValue><ssdm name="trunc_ln325_51"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:312 %update_temp_mat_107_load = load i3 %update_temp_mat_107_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_107_load"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:316 %trunc_ln325_52 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2816, i32 2879

]]></Node>
<StgValue><ssdm name="trunc_ln325_52"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:319 %update_temp_mat_108_load = load i3 %update_temp_mat_108_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_108_load"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:323 %trunc_ln325_53 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2880, i32 2943

]]></Node>
<StgValue><ssdm name="trunc_ln325_53"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:326 %update_temp_mat_109_load = load i3 %update_temp_mat_109_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_109_load"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:330 %trunc_ln325_54 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 2944, i32 3007

]]></Node>
<StgValue><ssdm name="trunc_ln325_54"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:333 %update_temp_mat_110_load = load i3 %update_temp_mat_110_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_110_load"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:337 %trunc_ln325_55 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3008, i32 3071

]]></Node>
<StgValue><ssdm name="trunc_ln325_55"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:340 %update_temp_mat_111_load = load i3 %update_temp_mat_111_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_111_load"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:344 %trunc_ln325_56 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3072, i32 3135

]]></Node>
<StgValue><ssdm name="trunc_ln325_56"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:347 %update_temp_mat_112_load = load i3 %update_temp_mat_112_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_112_load"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:351 %trunc_ln325_57 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3136, i32 3199

]]></Node>
<StgValue><ssdm name="trunc_ln325_57"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:354 %update_temp_mat_113_load = load i3 %update_temp_mat_113_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_113_load"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:358 %trunc_ln325_58 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3200, i32 3263

]]></Node>
<StgValue><ssdm name="trunc_ln325_58"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:361 %update_temp_mat_114_load = load i3 %update_temp_mat_114_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_114_load"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:365 %trunc_ln325_59 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3264, i32 3327

]]></Node>
<StgValue><ssdm name="trunc_ln325_59"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:368 %update_temp_mat_115_load = load i3 %update_temp_mat_115_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_115_load"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:372 %trunc_ln325_60 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3328, i32 3391

]]></Node>
<StgValue><ssdm name="trunc_ln325_60"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:375 %update_temp_mat_116_load = load i3 %update_temp_mat_116_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_116_load"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:379 %trunc_ln325_61 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3392, i32 3455

]]></Node>
<StgValue><ssdm name="trunc_ln325_61"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:382 %update_temp_mat_117_load = load i3 %update_temp_mat_117_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_117_load"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:386 %trunc_ln325_62 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3456, i32 3519

]]></Node>
<StgValue><ssdm name="trunc_ln325_62"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:389 %update_temp_mat_118_load = load i3 %update_temp_mat_118_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_118_load"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:393 %trunc_ln325_63 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3520, i32 3583

]]></Node>
<StgValue><ssdm name="trunc_ln325_63"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:396 %update_temp_mat_119_load = load i3 %update_temp_mat_119_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_119_load"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:400 %trunc_ln325_64 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3584, i32 3647

]]></Node>
<StgValue><ssdm name="trunc_ln325_64"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:403 %update_temp_mat_120_load = load i3 %update_temp_mat_120_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_120_load"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:407 %trunc_ln325_65 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3648, i32 3711

]]></Node>
<StgValue><ssdm name="trunc_ln325_65"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:410 %update_temp_mat_121_load = load i3 %update_temp_mat_121_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_121_load"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:414 %trunc_ln325_66 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3712, i32 3775

]]></Node>
<StgValue><ssdm name="trunc_ln325_66"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:417 %update_temp_mat_122_load = load i3 %update_temp_mat_122_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_122_load"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:421 %trunc_ln325_67 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3776, i32 3839

]]></Node>
<StgValue><ssdm name="trunc_ln325_67"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:424 %update_temp_mat_123_load = load i3 %update_temp_mat_123_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_123_load"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:428 %trunc_ln325_68 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3840, i32 3903

]]></Node>
<StgValue><ssdm name="trunc_ln325_68"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:431 %update_temp_mat_124_load = load i3 %update_temp_mat_124_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_124_load"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:435 %trunc_ln325_69 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3904, i32 3967

]]></Node>
<StgValue><ssdm name="trunc_ln325_69"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:438 %update_temp_mat_125_load = load i3 %update_temp_mat_125_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_125_load"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:442 %trunc_ln325_70 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 3968, i32 4031

]]></Node>
<StgValue><ssdm name="trunc_ln325_70"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:445 %update_temp_mat_126_load = load i3 %update_temp_mat_126_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_126_load"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i76.split:449 %trunc_ln325_71 = partselect i64 @_ssdm_op_PartSelect.i64.i4096.i32.i32, i4096 %weights_l1_load, i32 4032, i32 4095

]]></Node>
<StgValue><ssdm name="trunc_ln325_71"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_324_2.i76.split:452 %update_temp_mat_127_load = load i3 %update_temp_mat_127_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_127_load"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:464 %mul29_i2 = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="319" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:12 %mul_i4 = dmul i64 %update_temp_mat_64_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:19 %mul_i82_1 = dmul i64 %update_temp_mat_65_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_1"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:26 %mul_i82_2 = dmul i64 %update_temp_mat_66_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_2"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:33 %mul_i82_3 = dmul i64 %update_temp_mat_67_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_3"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:40 %mul_i82_4 = dmul i64 %update_temp_mat_68_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_4"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:47 %mul_i82_5 = dmul i64 %update_temp_mat_69_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_5"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:54 %mul_i82_6 = dmul i64 %update_temp_mat_70_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_6"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:61 %mul_i82_7 = dmul i64 %update_temp_mat_71_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_7"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:68 %mul_i82_8 = dmul i64 %update_temp_mat_72_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_8"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:75 %mul_i82_9 = dmul i64 %update_temp_mat_73_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_9"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:82 %mul_i82_s = dmul i64 %update_temp_mat_74_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_s"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:89 %mul_i82_10 = dmul i64 %update_temp_mat_75_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_10"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:96 %mul_i82_11 = dmul i64 %update_temp_mat_76_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_11"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:103 %mul_i82_12 = dmul i64 %update_temp_mat_77_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_12"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:110 %mul_i82_13 = dmul i64 %update_temp_mat_78_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_13"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:117 %mul_i82_14 = dmul i64 %update_temp_mat_79_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_14"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:124 %mul_i82_15 = dmul i64 %update_temp_mat_80_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_15"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:131 %mul_i82_16 = dmul i64 %update_temp_mat_81_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_16"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:138 %mul_i82_17 = dmul i64 %update_temp_mat_82_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_17"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:145 %mul_i82_18 = dmul i64 %update_temp_mat_83_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_18"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:152 %mul_i82_19 = dmul i64 %update_temp_mat_84_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_19"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:159 %mul_i82_20 = dmul i64 %update_temp_mat_85_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_20"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:464 %mul29_i2 = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="342" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:12 %mul_i4 = dmul i64 %update_temp_mat_64_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:19 %mul_i82_1 = dmul i64 %update_temp_mat_65_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_1"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:26 %mul_i82_2 = dmul i64 %update_temp_mat_66_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_2"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:33 %mul_i82_3 = dmul i64 %update_temp_mat_67_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_3"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:40 %mul_i82_4 = dmul i64 %update_temp_mat_68_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_4"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:47 %mul_i82_5 = dmul i64 %update_temp_mat_69_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_5"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:54 %mul_i82_6 = dmul i64 %update_temp_mat_70_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_6"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:61 %mul_i82_7 = dmul i64 %update_temp_mat_71_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_7"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:68 %mul_i82_8 = dmul i64 %update_temp_mat_72_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_8"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:75 %mul_i82_9 = dmul i64 %update_temp_mat_73_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_9"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:82 %mul_i82_s = dmul i64 %update_temp_mat_74_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_s"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:89 %mul_i82_10 = dmul i64 %update_temp_mat_75_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_10"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:96 %mul_i82_11 = dmul i64 %update_temp_mat_76_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_11"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:103 %mul_i82_12 = dmul i64 %update_temp_mat_77_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_12"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:110 %mul_i82_13 = dmul i64 %update_temp_mat_78_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_13"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:117 %mul_i82_14 = dmul i64 %update_temp_mat_79_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_14"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:124 %mul_i82_15 = dmul i64 %update_temp_mat_80_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_15"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:131 %mul_i82_16 = dmul i64 %update_temp_mat_81_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_16"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:138 %mul_i82_17 = dmul i64 %update_temp_mat_82_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_17"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:145 %mul_i82_18 = dmul i64 %update_temp_mat_83_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_18"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:152 %mul_i82_19 = dmul i64 %update_temp_mat_84_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_19"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:159 %mul_i82_20 = dmul i64 %update_temp_mat_85_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_20"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:166 %mul_i82_21 = dmul i64 %update_temp_mat_86_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_21"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:173 %mul_i82_22 = dmul i64 %update_temp_mat_87_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_22"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:180 %mul_i82_23 = dmul i64 %update_temp_mat_88_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_23"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:187 %mul_i82_24 = dmul i64 %update_temp_mat_89_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_24"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:194 %mul_i82_25 = dmul i64 %update_temp_mat_90_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_25"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:201 %mul_i82_26 = dmul i64 %update_temp_mat_91_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_26"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:208 %mul_i82_27 = dmul i64 %update_temp_mat_92_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_27"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:215 %mul_i82_28 = dmul i64 %update_temp_mat_93_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_28"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:222 %mul_i82_29 = dmul i64 %update_temp_mat_94_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_29"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:229 %mul_i82_30 = dmul i64 %update_temp_mat_95_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_30"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:236 %mul_i82_31 = dmul i64 %update_temp_mat_96_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_31"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:464 %mul29_i2 = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="376" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:12 %mul_i4 = dmul i64 %update_temp_mat_64_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:19 %mul_i82_1 = dmul i64 %update_temp_mat_65_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_1"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:26 %mul_i82_2 = dmul i64 %update_temp_mat_66_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_2"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:33 %mul_i82_3 = dmul i64 %update_temp_mat_67_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_3"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:40 %mul_i82_4 = dmul i64 %update_temp_mat_68_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_4"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:47 %mul_i82_5 = dmul i64 %update_temp_mat_69_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_5"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:54 %mul_i82_6 = dmul i64 %update_temp_mat_70_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_6"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:61 %mul_i82_7 = dmul i64 %update_temp_mat_71_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_7"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:68 %mul_i82_8 = dmul i64 %update_temp_mat_72_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_8"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:75 %mul_i82_9 = dmul i64 %update_temp_mat_73_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_9"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:82 %mul_i82_s = dmul i64 %update_temp_mat_74_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_s"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:89 %mul_i82_10 = dmul i64 %update_temp_mat_75_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_10"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:96 %mul_i82_11 = dmul i64 %update_temp_mat_76_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_11"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:103 %mul_i82_12 = dmul i64 %update_temp_mat_77_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_12"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:110 %mul_i82_13 = dmul i64 %update_temp_mat_78_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_13"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:117 %mul_i82_14 = dmul i64 %update_temp_mat_79_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_14"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:124 %mul_i82_15 = dmul i64 %update_temp_mat_80_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_15"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:131 %mul_i82_16 = dmul i64 %update_temp_mat_81_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_16"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:138 %mul_i82_17 = dmul i64 %update_temp_mat_82_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_17"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:145 %mul_i82_18 = dmul i64 %update_temp_mat_83_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_18"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:152 %mul_i82_19 = dmul i64 %update_temp_mat_84_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_19"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:159 %mul_i82_20 = dmul i64 %update_temp_mat_85_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_20"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:166 %mul_i82_21 = dmul i64 %update_temp_mat_86_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_21"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:173 %mul_i82_22 = dmul i64 %update_temp_mat_87_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_22"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:180 %mul_i82_23 = dmul i64 %update_temp_mat_88_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_23"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:187 %mul_i82_24 = dmul i64 %update_temp_mat_89_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_24"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:194 %mul_i82_25 = dmul i64 %update_temp_mat_90_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_25"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:201 %mul_i82_26 = dmul i64 %update_temp_mat_91_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_26"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:208 %mul_i82_27 = dmul i64 %update_temp_mat_92_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_27"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:215 %mul_i82_28 = dmul i64 %update_temp_mat_93_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_28"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:222 %mul_i82_29 = dmul i64 %update_temp_mat_94_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_29"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:229 %mul_i82_30 = dmul i64 %update_temp_mat_95_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_30"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:236 %mul_i82_31 = dmul i64 %update_temp_mat_96_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_31"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:243 %mul_i82_32 = dmul i64 %update_temp_mat_97_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_32"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:250 %mul_i82_33 = dmul i64 %update_temp_mat_98_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_33"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:257 %mul_i82_34 = dmul i64 %update_temp_mat_99_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_34"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:264 %mul_i82_35 = dmul i64 %update_temp_mat_100_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_35"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:271 %mul_i82_36 = dmul i64 %update_temp_mat_101_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_36"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:278 %mul_i82_37 = dmul i64 %update_temp_mat_102_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_37"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:285 %mul_i82_38 = dmul i64 %update_temp_mat_103_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_38"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:292 %mul_i82_39 = dmul i64 %update_temp_mat_104_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_39"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:299 %mul_i82_40 = dmul i64 %update_temp_mat_105_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_40"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:306 %mul_i82_41 = dmul i64 %update_temp_mat_106_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_41"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:313 %mul_i82_42 = dmul i64 %update_temp_mat_107_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_42"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:464 %mul29_i2 = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i76.split:0 %p_load = load i512 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:12 %mul_i4 = dmul i64 %update_temp_mat_64_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:19 %mul_i82_1 = dmul i64 %update_temp_mat_65_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_1"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:26 %mul_i82_2 = dmul i64 %update_temp_mat_66_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_2"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:33 %mul_i82_3 = dmul i64 %update_temp_mat_67_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_3"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:40 %mul_i82_4 = dmul i64 %update_temp_mat_68_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_4"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:47 %mul_i82_5 = dmul i64 %update_temp_mat_69_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_5"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:54 %mul_i82_6 = dmul i64 %update_temp_mat_70_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_6"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:61 %mul_i82_7 = dmul i64 %update_temp_mat_71_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_7"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:68 %mul_i82_8 = dmul i64 %update_temp_mat_72_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_8"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:75 %mul_i82_9 = dmul i64 %update_temp_mat_73_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_9"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:82 %mul_i82_s = dmul i64 %update_temp_mat_74_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_s"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:89 %mul_i82_10 = dmul i64 %update_temp_mat_75_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_10"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:96 %mul_i82_11 = dmul i64 %update_temp_mat_76_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_11"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:103 %mul_i82_12 = dmul i64 %update_temp_mat_77_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_12"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:110 %mul_i82_13 = dmul i64 %update_temp_mat_78_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_13"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:117 %mul_i82_14 = dmul i64 %update_temp_mat_79_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_14"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:124 %mul_i82_15 = dmul i64 %update_temp_mat_80_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_15"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:131 %mul_i82_16 = dmul i64 %update_temp_mat_81_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_16"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:138 %mul_i82_17 = dmul i64 %update_temp_mat_82_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_17"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:145 %mul_i82_18 = dmul i64 %update_temp_mat_83_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_18"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:152 %mul_i82_19 = dmul i64 %update_temp_mat_84_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_19"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:159 %mul_i82_20 = dmul i64 %update_temp_mat_85_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_20"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:166 %mul_i82_21 = dmul i64 %update_temp_mat_86_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_21"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:173 %mul_i82_22 = dmul i64 %update_temp_mat_87_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_22"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:180 %mul_i82_23 = dmul i64 %update_temp_mat_88_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_23"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:187 %mul_i82_24 = dmul i64 %update_temp_mat_89_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_24"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:194 %mul_i82_25 = dmul i64 %update_temp_mat_90_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_25"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:201 %mul_i82_26 = dmul i64 %update_temp_mat_91_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_26"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:208 %mul_i82_27 = dmul i64 %update_temp_mat_92_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_27"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:215 %mul_i82_28 = dmul i64 %update_temp_mat_93_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_28"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:222 %mul_i82_29 = dmul i64 %update_temp_mat_94_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_29"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:229 %mul_i82_30 = dmul i64 %update_temp_mat_95_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_30"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:236 %mul_i82_31 = dmul i64 %update_temp_mat_96_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_31"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:243 %mul_i82_32 = dmul i64 %update_temp_mat_97_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_32"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:250 %mul_i82_33 = dmul i64 %update_temp_mat_98_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_33"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:257 %mul_i82_34 = dmul i64 %update_temp_mat_99_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_34"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:264 %mul_i82_35 = dmul i64 %update_temp_mat_100_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_35"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:271 %mul_i82_36 = dmul i64 %update_temp_mat_101_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_36"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:278 %mul_i82_37 = dmul i64 %update_temp_mat_102_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_37"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:285 %mul_i82_38 = dmul i64 %update_temp_mat_103_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_38"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:292 %mul_i82_39 = dmul i64 %update_temp_mat_104_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_39"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:299 %mul_i82_40 = dmul i64 %update_temp_mat_105_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_40"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:306 %mul_i82_41 = dmul i64 %update_temp_mat_106_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_41"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:313 %mul_i82_42 = dmul i64 %update_temp_mat_107_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_42"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:320 %mul_i82_43 = dmul i64 %update_temp_mat_108_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_43"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:327 %mul_i82_44 = dmul i64 %update_temp_mat_109_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_44"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:334 %mul_i82_45 = dmul i64 %update_temp_mat_110_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_45"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:341 %mul_i82_46 = dmul i64 %update_temp_mat_111_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_46"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:348 %mul_i82_47 = dmul i64 %update_temp_mat_112_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_47"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:355 %mul_i82_48 = dmul i64 %update_temp_mat_113_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_48"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:362 %mul_i82_49 = dmul i64 %update_temp_mat_114_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_49"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:369 %mul_i82_50 = dmul i64 %update_temp_mat_115_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_50"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:376 %mul_i82_51 = dmul i64 %update_temp_mat_116_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_51"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:383 %mul_i82_52 = dmul i64 %update_temp_mat_117_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_52"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:390 %mul_i82_53 = dmul i64 %update_temp_mat_118_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_53"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_324_2.i76.split:460 %lshr_ln327 = lshr i512 %p_load, i512 %zext_ln327

]]></Node>
<StgValue><ssdm name="lshr_ln327"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_324_2.i76.split:461 %trunc_ln327 = trunc i512 %lshr_ln327

]]></Node>
<StgValue><ssdm name="trunc_ln327"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:464 %mul29_i2 = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="480" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:12 %mul_i4 = dmul i64 %update_temp_mat_64_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:19 %mul_i82_1 = dmul i64 %update_temp_mat_65_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_1"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:26 %mul_i82_2 = dmul i64 %update_temp_mat_66_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_2"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:33 %mul_i82_3 = dmul i64 %update_temp_mat_67_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_3"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:40 %mul_i82_4 = dmul i64 %update_temp_mat_68_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_4"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:47 %mul_i82_5 = dmul i64 %update_temp_mat_69_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_5"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:54 %mul_i82_6 = dmul i64 %update_temp_mat_70_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_6"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:61 %mul_i82_7 = dmul i64 %update_temp_mat_71_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_7"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:68 %mul_i82_8 = dmul i64 %update_temp_mat_72_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_8"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:75 %mul_i82_9 = dmul i64 %update_temp_mat_73_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_9"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:82 %mul_i82_s = dmul i64 %update_temp_mat_74_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_s"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:89 %mul_i82_10 = dmul i64 %update_temp_mat_75_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_10"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:96 %mul_i82_11 = dmul i64 %update_temp_mat_76_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_11"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:103 %mul_i82_12 = dmul i64 %update_temp_mat_77_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_12"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:110 %mul_i82_13 = dmul i64 %update_temp_mat_78_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_13"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:117 %mul_i82_14 = dmul i64 %update_temp_mat_79_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_14"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:124 %mul_i82_15 = dmul i64 %update_temp_mat_80_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_15"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:131 %mul_i82_16 = dmul i64 %update_temp_mat_81_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_16"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:138 %mul_i82_17 = dmul i64 %update_temp_mat_82_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_17"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:145 %mul_i82_18 = dmul i64 %update_temp_mat_83_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_18"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:152 %mul_i82_19 = dmul i64 %update_temp_mat_84_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_19"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:159 %mul_i82_20 = dmul i64 %update_temp_mat_85_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_20"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:166 %mul_i82_21 = dmul i64 %update_temp_mat_86_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_21"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:173 %mul_i82_22 = dmul i64 %update_temp_mat_87_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_22"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:180 %mul_i82_23 = dmul i64 %update_temp_mat_88_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_23"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:187 %mul_i82_24 = dmul i64 %update_temp_mat_89_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_24"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:194 %mul_i82_25 = dmul i64 %update_temp_mat_90_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_25"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:201 %mul_i82_26 = dmul i64 %update_temp_mat_91_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_26"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:208 %mul_i82_27 = dmul i64 %update_temp_mat_92_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_27"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:215 %mul_i82_28 = dmul i64 %update_temp_mat_93_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_28"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:222 %mul_i82_29 = dmul i64 %update_temp_mat_94_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_29"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:229 %mul_i82_30 = dmul i64 %update_temp_mat_95_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_30"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:236 %mul_i82_31 = dmul i64 %update_temp_mat_96_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_31"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:243 %mul_i82_32 = dmul i64 %update_temp_mat_97_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_32"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:250 %mul_i82_33 = dmul i64 %update_temp_mat_98_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_33"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:257 %mul_i82_34 = dmul i64 %update_temp_mat_99_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_34"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:264 %mul_i82_35 = dmul i64 %update_temp_mat_100_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_35"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:271 %mul_i82_36 = dmul i64 %update_temp_mat_101_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_36"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:278 %mul_i82_37 = dmul i64 %update_temp_mat_102_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_37"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:285 %mul_i82_38 = dmul i64 %update_temp_mat_103_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_38"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:292 %mul_i82_39 = dmul i64 %update_temp_mat_104_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_39"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:299 %mul_i82_40 = dmul i64 %update_temp_mat_105_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_40"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:306 %mul_i82_41 = dmul i64 %update_temp_mat_106_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_41"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:313 %mul_i82_42 = dmul i64 %update_temp_mat_107_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_42"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:320 %mul_i82_43 = dmul i64 %update_temp_mat_108_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_43"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:327 %mul_i82_44 = dmul i64 %update_temp_mat_109_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_44"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:334 %mul_i82_45 = dmul i64 %update_temp_mat_110_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_45"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:341 %mul_i82_46 = dmul i64 %update_temp_mat_111_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_46"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:348 %mul_i82_47 = dmul i64 %update_temp_mat_112_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_47"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:355 %mul_i82_48 = dmul i64 %update_temp_mat_113_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_48"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:362 %mul_i82_49 = dmul i64 %update_temp_mat_114_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_49"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:369 %mul_i82_50 = dmul i64 %update_temp_mat_115_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_50"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:376 %mul_i82_51 = dmul i64 %update_temp_mat_116_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_51"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:383 %mul_i82_52 = dmul i64 %update_temp_mat_117_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_52"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:390 %mul_i82_53 = dmul i64 %update_temp_mat_118_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_53"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:397 %mul_i82_54 = dmul i64 %update_temp_mat_119_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_54"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:404 %mul_i82_55 = dmul i64 %update_temp_mat_120_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_55"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:411 %mul_i82_56 = dmul i64 %update_temp_mat_121_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_56"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:418 %mul_i82_57 = dmul i64 %update_temp_mat_122_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_57"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:425 %mul_i82_58 = dmul i64 %update_temp_mat_123_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_58"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:432 %mul_i82_59 = dmul i64 %update_temp_mat_124_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_59"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:439 %mul_i82_60 = dmul i64 %update_temp_mat_125_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_60"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:446 %mul_i82_61 = dmul i64 %update_temp_mat_126_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_61"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:453 %mul_i82_62 = dmul i64 %update_temp_mat_127_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_62"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:462 %bitcast_ln327 = bitcast i64 %trunc_ln327

]]></Node>
<StgValue><ssdm name="bitcast_ln327"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:465 %sub30_i2 = dsub i64 %bitcast_ln327, i64 %mul29_i2

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:9 %bitcast_ln325_18 = bitcast i64 %trunc_ln325

]]></Node>
<StgValue><ssdm name="bitcast_ln325_18"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:13 %sub_i2 = dsub i64 %bitcast_ln325_18, i64 %mul_i4

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:16 %bitcast_ln325_20 = bitcast i64 %trunc_ln325_s

]]></Node>
<StgValue><ssdm name="bitcast_ln325_20"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:20 %sub_i83_1 = dsub i64 %bitcast_ln325_20, i64 %mul_i82_1

]]></Node>
<StgValue><ssdm name="sub_i83_1"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:23 %bitcast_ln325_22 = bitcast i64 %trunc_ln325_10

]]></Node>
<StgValue><ssdm name="bitcast_ln325_22"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:27 %sub_i83_2 = dsub i64 %bitcast_ln325_22, i64 %mul_i82_2

]]></Node>
<StgValue><ssdm name="sub_i83_2"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:30 %bitcast_ln325_24 = bitcast i64 %trunc_ln325_11

]]></Node>
<StgValue><ssdm name="bitcast_ln325_24"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:34 %sub_i83_3 = dsub i64 %bitcast_ln325_24, i64 %mul_i82_3

]]></Node>
<StgValue><ssdm name="sub_i83_3"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:37 %bitcast_ln325_26 = bitcast i64 %trunc_ln325_12

]]></Node>
<StgValue><ssdm name="bitcast_ln325_26"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:41 %sub_i83_4 = dsub i64 %bitcast_ln325_26, i64 %mul_i82_4

]]></Node>
<StgValue><ssdm name="sub_i83_4"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:44 %bitcast_ln325_28 = bitcast i64 %trunc_ln325_13

]]></Node>
<StgValue><ssdm name="bitcast_ln325_28"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:48 %sub_i83_5 = dsub i64 %bitcast_ln325_28, i64 %mul_i82_5

]]></Node>
<StgValue><ssdm name="sub_i83_5"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:51 %bitcast_ln325_30 = bitcast i64 %trunc_ln325_14

]]></Node>
<StgValue><ssdm name="bitcast_ln325_30"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:55 %sub_i83_6 = dsub i64 %bitcast_ln325_30, i64 %mul_i82_6

]]></Node>
<StgValue><ssdm name="sub_i83_6"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:58 %bitcast_ln325_32 = bitcast i64 %trunc_ln325_15

]]></Node>
<StgValue><ssdm name="bitcast_ln325_32"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:62 %sub_i83_7 = dsub i64 %bitcast_ln325_32, i64 %mul_i82_7

]]></Node>
<StgValue><ssdm name="sub_i83_7"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:65 %bitcast_ln325_34 = bitcast i64 %trunc_ln325_16

]]></Node>
<StgValue><ssdm name="bitcast_ln325_34"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:69 %sub_i83_8 = dsub i64 %bitcast_ln325_34, i64 %mul_i82_8

]]></Node>
<StgValue><ssdm name="sub_i83_8"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:72 %bitcast_ln325_36 = bitcast i64 %trunc_ln325_17

]]></Node>
<StgValue><ssdm name="bitcast_ln325_36"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:76 %sub_i83_9 = dsub i64 %bitcast_ln325_36, i64 %mul_i82_9

]]></Node>
<StgValue><ssdm name="sub_i83_9"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:79 %bitcast_ln325_38 = bitcast i64 %trunc_ln325_18

]]></Node>
<StgValue><ssdm name="bitcast_ln325_38"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:83 %sub_i83_s = dsub i64 %bitcast_ln325_38, i64 %mul_i82_s

]]></Node>
<StgValue><ssdm name="sub_i83_s"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:89 %mul_i82_10 = dmul i64 %update_temp_mat_75_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_10"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:96 %mul_i82_11 = dmul i64 %update_temp_mat_76_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_11"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:103 %mul_i82_12 = dmul i64 %update_temp_mat_77_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_12"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:110 %mul_i82_13 = dmul i64 %update_temp_mat_78_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_13"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:117 %mul_i82_14 = dmul i64 %update_temp_mat_79_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_14"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:124 %mul_i82_15 = dmul i64 %update_temp_mat_80_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_15"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:131 %mul_i82_16 = dmul i64 %update_temp_mat_81_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_16"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:138 %mul_i82_17 = dmul i64 %update_temp_mat_82_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_17"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:145 %mul_i82_18 = dmul i64 %update_temp_mat_83_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_18"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:152 %mul_i82_19 = dmul i64 %update_temp_mat_84_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_19"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:159 %mul_i82_20 = dmul i64 %update_temp_mat_85_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_20"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:166 %mul_i82_21 = dmul i64 %update_temp_mat_86_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_21"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:173 %mul_i82_22 = dmul i64 %update_temp_mat_87_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_22"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:180 %mul_i82_23 = dmul i64 %update_temp_mat_88_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_23"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:187 %mul_i82_24 = dmul i64 %update_temp_mat_89_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_24"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:194 %mul_i82_25 = dmul i64 %update_temp_mat_90_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_25"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:201 %mul_i82_26 = dmul i64 %update_temp_mat_91_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_26"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:208 %mul_i82_27 = dmul i64 %update_temp_mat_92_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_27"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:215 %mul_i82_28 = dmul i64 %update_temp_mat_93_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_28"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:222 %mul_i82_29 = dmul i64 %update_temp_mat_94_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_29"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:229 %mul_i82_30 = dmul i64 %update_temp_mat_95_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_30"/></StgValue>
</operation>

<operation id="589" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:236 %mul_i82_31 = dmul i64 %update_temp_mat_96_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_31"/></StgValue>
</operation>

<operation id="590" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:243 %mul_i82_32 = dmul i64 %update_temp_mat_97_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_32"/></StgValue>
</operation>

<operation id="591" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:250 %mul_i82_33 = dmul i64 %update_temp_mat_98_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_33"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:257 %mul_i82_34 = dmul i64 %update_temp_mat_99_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_34"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:264 %mul_i82_35 = dmul i64 %update_temp_mat_100_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_35"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:271 %mul_i82_36 = dmul i64 %update_temp_mat_101_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_36"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:278 %mul_i82_37 = dmul i64 %update_temp_mat_102_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_37"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:285 %mul_i82_38 = dmul i64 %update_temp_mat_103_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_38"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:292 %mul_i82_39 = dmul i64 %update_temp_mat_104_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_39"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:299 %mul_i82_40 = dmul i64 %update_temp_mat_105_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_40"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:306 %mul_i82_41 = dmul i64 %update_temp_mat_106_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_41"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:313 %mul_i82_42 = dmul i64 %update_temp_mat_107_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_42"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:320 %mul_i82_43 = dmul i64 %update_temp_mat_108_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_43"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:327 %mul_i82_44 = dmul i64 %update_temp_mat_109_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_44"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:334 %mul_i82_45 = dmul i64 %update_temp_mat_110_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_45"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:341 %mul_i82_46 = dmul i64 %update_temp_mat_111_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_46"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:348 %mul_i82_47 = dmul i64 %update_temp_mat_112_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_47"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:355 %mul_i82_48 = dmul i64 %update_temp_mat_113_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_48"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:362 %mul_i82_49 = dmul i64 %update_temp_mat_114_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_49"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:369 %mul_i82_50 = dmul i64 %update_temp_mat_115_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_50"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:376 %mul_i82_51 = dmul i64 %update_temp_mat_116_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_51"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:383 %mul_i82_52 = dmul i64 %update_temp_mat_117_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_52"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:390 %mul_i82_53 = dmul i64 %update_temp_mat_118_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_53"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:397 %mul_i82_54 = dmul i64 %update_temp_mat_119_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_54"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:404 %mul_i82_55 = dmul i64 %update_temp_mat_120_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_55"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:411 %mul_i82_56 = dmul i64 %update_temp_mat_121_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_56"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:418 %mul_i82_57 = dmul i64 %update_temp_mat_122_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_57"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:425 %mul_i82_58 = dmul i64 %update_temp_mat_123_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_58"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:432 %mul_i82_59 = dmul i64 %update_temp_mat_124_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_59"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:439 %mul_i82_60 = dmul i64 %update_temp_mat_125_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_60"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:446 %mul_i82_61 = dmul i64 %update_temp_mat_126_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_61"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:453 %mul_i82_62 = dmul i64 %update_temp_mat_127_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_62"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:465 %sub30_i2 = dsub i64 %bitcast_ln327, i64 %mul29_i2

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="622" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:13 %sub_i2 = dsub i64 %bitcast_ln325_18, i64 %mul_i4

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:20 %sub_i83_1 = dsub i64 %bitcast_ln325_20, i64 %mul_i82_1

]]></Node>
<StgValue><ssdm name="sub_i83_1"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:27 %sub_i83_2 = dsub i64 %bitcast_ln325_22, i64 %mul_i82_2

]]></Node>
<StgValue><ssdm name="sub_i83_2"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:34 %sub_i83_3 = dsub i64 %bitcast_ln325_24, i64 %mul_i82_3

]]></Node>
<StgValue><ssdm name="sub_i83_3"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:41 %sub_i83_4 = dsub i64 %bitcast_ln325_26, i64 %mul_i82_4

]]></Node>
<StgValue><ssdm name="sub_i83_4"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:48 %sub_i83_5 = dsub i64 %bitcast_ln325_28, i64 %mul_i82_5

]]></Node>
<StgValue><ssdm name="sub_i83_5"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:55 %sub_i83_6 = dsub i64 %bitcast_ln325_30, i64 %mul_i82_6

]]></Node>
<StgValue><ssdm name="sub_i83_6"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:62 %sub_i83_7 = dsub i64 %bitcast_ln325_32, i64 %mul_i82_7

]]></Node>
<StgValue><ssdm name="sub_i83_7"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:69 %sub_i83_8 = dsub i64 %bitcast_ln325_34, i64 %mul_i82_8

]]></Node>
<StgValue><ssdm name="sub_i83_8"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:76 %sub_i83_9 = dsub i64 %bitcast_ln325_36, i64 %mul_i82_9

]]></Node>
<StgValue><ssdm name="sub_i83_9"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:83 %sub_i83_s = dsub i64 %bitcast_ln325_38, i64 %mul_i82_s

]]></Node>
<StgValue><ssdm name="sub_i83_s"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:86 %bitcast_ln325_40 = bitcast i64 %trunc_ln325_19

]]></Node>
<StgValue><ssdm name="bitcast_ln325_40"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:90 %sub_i83_10 = dsub i64 %bitcast_ln325_40, i64 %mul_i82_10

]]></Node>
<StgValue><ssdm name="sub_i83_10"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:93 %bitcast_ln325_42 = bitcast i64 %trunc_ln325_20

]]></Node>
<StgValue><ssdm name="bitcast_ln325_42"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:97 %sub_i83_11 = dsub i64 %bitcast_ln325_42, i64 %mul_i82_11

]]></Node>
<StgValue><ssdm name="sub_i83_11"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:100 %bitcast_ln325_44 = bitcast i64 %trunc_ln325_21

]]></Node>
<StgValue><ssdm name="bitcast_ln325_44"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:104 %sub_i83_12 = dsub i64 %bitcast_ln325_44, i64 %mul_i82_12

]]></Node>
<StgValue><ssdm name="sub_i83_12"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:107 %bitcast_ln325_46 = bitcast i64 %trunc_ln325_22

]]></Node>
<StgValue><ssdm name="bitcast_ln325_46"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:111 %sub_i83_13 = dsub i64 %bitcast_ln325_46, i64 %mul_i82_13

]]></Node>
<StgValue><ssdm name="sub_i83_13"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:114 %bitcast_ln325_48 = bitcast i64 %trunc_ln325_23

]]></Node>
<StgValue><ssdm name="bitcast_ln325_48"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:118 %sub_i83_14 = dsub i64 %bitcast_ln325_48, i64 %mul_i82_14

]]></Node>
<StgValue><ssdm name="sub_i83_14"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:121 %bitcast_ln325_50 = bitcast i64 %trunc_ln325_24

]]></Node>
<StgValue><ssdm name="bitcast_ln325_50"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:125 %sub_i83_15 = dsub i64 %bitcast_ln325_50, i64 %mul_i82_15

]]></Node>
<StgValue><ssdm name="sub_i83_15"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:128 %bitcast_ln325_52 = bitcast i64 %trunc_ln325_25

]]></Node>
<StgValue><ssdm name="bitcast_ln325_52"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:132 %sub_i83_16 = dsub i64 %bitcast_ln325_52, i64 %mul_i82_16

]]></Node>
<StgValue><ssdm name="sub_i83_16"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:135 %bitcast_ln325_54 = bitcast i64 %trunc_ln325_26

]]></Node>
<StgValue><ssdm name="bitcast_ln325_54"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:139 %sub_i83_17 = dsub i64 %bitcast_ln325_54, i64 %mul_i82_17

]]></Node>
<StgValue><ssdm name="sub_i83_17"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:142 %bitcast_ln325_56 = bitcast i64 %trunc_ln325_27

]]></Node>
<StgValue><ssdm name="bitcast_ln325_56"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:146 %sub_i83_18 = dsub i64 %bitcast_ln325_56, i64 %mul_i82_18

]]></Node>
<StgValue><ssdm name="sub_i83_18"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:149 %bitcast_ln325_58 = bitcast i64 %trunc_ln325_28

]]></Node>
<StgValue><ssdm name="bitcast_ln325_58"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:153 %sub_i83_19 = dsub i64 %bitcast_ln325_58, i64 %mul_i82_19

]]></Node>
<StgValue><ssdm name="sub_i83_19"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:156 %bitcast_ln325_60 = bitcast i64 %trunc_ln325_29

]]></Node>
<StgValue><ssdm name="bitcast_ln325_60"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:160 %sub_i83_20 = dsub i64 %bitcast_ln325_60, i64 %mul_i82_20

]]></Node>
<StgValue><ssdm name="sub_i83_20"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:166 %mul_i82_21 = dmul i64 %update_temp_mat_86_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_21"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:173 %mul_i82_22 = dmul i64 %update_temp_mat_87_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_22"/></StgValue>
</operation>

<operation id="657" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:180 %mul_i82_23 = dmul i64 %update_temp_mat_88_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_23"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:187 %mul_i82_24 = dmul i64 %update_temp_mat_89_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_24"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:194 %mul_i82_25 = dmul i64 %update_temp_mat_90_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_25"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:201 %mul_i82_26 = dmul i64 %update_temp_mat_91_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_26"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:208 %mul_i82_27 = dmul i64 %update_temp_mat_92_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_27"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:215 %mul_i82_28 = dmul i64 %update_temp_mat_93_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_28"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:222 %mul_i82_29 = dmul i64 %update_temp_mat_94_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_29"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:229 %mul_i82_30 = dmul i64 %update_temp_mat_95_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_30"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:236 %mul_i82_31 = dmul i64 %update_temp_mat_96_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_31"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:243 %mul_i82_32 = dmul i64 %update_temp_mat_97_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_32"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:250 %mul_i82_33 = dmul i64 %update_temp_mat_98_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_33"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:257 %mul_i82_34 = dmul i64 %update_temp_mat_99_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_34"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:264 %mul_i82_35 = dmul i64 %update_temp_mat_100_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_35"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:271 %mul_i82_36 = dmul i64 %update_temp_mat_101_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_36"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:278 %mul_i82_37 = dmul i64 %update_temp_mat_102_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_37"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:285 %mul_i82_38 = dmul i64 %update_temp_mat_103_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_38"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:292 %mul_i82_39 = dmul i64 %update_temp_mat_104_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_39"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:299 %mul_i82_40 = dmul i64 %update_temp_mat_105_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_40"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:306 %mul_i82_41 = dmul i64 %update_temp_mat_106_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_41"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:313 %mul_i82_42 = dmul i64 %update_temp_mat_107_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_42"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:320 %mul_i82_43 = dmul i64 %update_temp_mat_108_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_43"/></StgValue>
</operation>

<operation id="678" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:327 %mul_i82_44 = dmul i64 %update_temp_mat_109_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_44"/></StgValue>
</operation>

<operation id="679" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:334 %mul_i82_45 = dmul i64 %update_temp_mat_110_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_45"/></StgValue>
</operation>

<operation id="680" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:341 %mul_i82_46 = dmul i64 %update_temp_mat_111_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_46"/></StgValue>
</operation>

<operation id="681" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:348 %mul_i82_47 = dmul i64 %update_temp_mat_112_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_47"/></StgValue>
</operation>

<operation id="682" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:355 %mul_i82_48 = dmul i64 %update_temp_mat_113_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_48"/></StgValue>
</operation>

<operation id="683" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:362 %mul_i82_49 = dmul i64 %update_temp_mat_114_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_49"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:369 %mul_i82_50 = dmul i64 %update_temp_mat_115_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_50"/></StgValue>
</operation>

<operation id="685" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:376 %mul_i82_51 = dmul i64 %update_temp_mat_116_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_51"/></StgValue>
</operation>

<operation id="686" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:383 %mul_i82_52 = dmul i64 %update_temp_mat_117_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_52"/></StgValue>
</operation>

<operation id="687" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:390 %mul_i82_53 = dmul i64 %update_temp_mat_118_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_53"/></StgValue>
</operation>

<operation id="688" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:397 %mul_i82_54 = dmul i64 %update_temp_mat_119_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_54"/></StgValue>
</operation>

<operation id="689" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:404 %mul_i82_55 = dmul i64 %update_temp_mat_120_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_55"/></StgValue>
</operation>

<operation id="690" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:411 %mul_i82_56 = dmul i64 %update_temp_mat_121_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_56"/></StgValue>
</operation>

<operation id="691" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:418 %mul_i82_57 = dmul i64 %update_temp_mat_122_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_57"/></StgValue>
</operation>

<operation id="692" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:425 %mul_i82_58 = dmul i64 %update_temp_mat_123_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_58"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:432 %mul_i82_59 = dmul i64 %update_temp_mat_124_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_59"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:439 %mul_i82_60 = dmul i64 %update_temp_mat_125_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_60"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:446 %mul_i82_61 = dmul i64 %update_temp_mat_126_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_61"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:453 %mul_i82_62 = dmul i64 %update_temp_mat_127_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_62"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:465 %sub30_i2 = dsub i64 %bitcast_ln327, i64 %mul29_i2

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="698" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:13 %sub_i2 = dsub i64 %bitcast_ln325_18, i64 %mul_i4

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="699" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:20 %sub_i83_1 = dsub i64 %bitcast_ln325_20, i64 %mul_i82_1

]]></Node>
<StgValue><ssdm name="sub_i83_1"/></StgValue>
</operation>

<operation id="700" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:27 %sub_i83_2 = dsub i64 %bitcast_ln325_22, i64 %mul_i82_2

]]></Node>
<StgValue><ssdm name="sub_i83_2"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:34 %sub_i83_3 = dsub i64 %bitcast_ln325_24, i64 %mul_i82_3

]]></Node>
<StgValue><ssdm name="sub_i83_3"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:41 %sub_i83_4 = dsub i64 %bitcast_ln325_26, i64 %mul_i82_4

]]></Node>
<StgValue><ssdm name="sub_i83_4"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:48 %sub_i83_5 = dsub i64 %bitcast_ln325_28, i64 %mul_i82_5

]]></Node>
<StgValue><ssdm name="sub_i83_5"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:55 %sub_i83_6 = dsub i64 %bitcast_ln325_30, i64 %mul_i82_6

]]></Node>
<StgValue><ssdm name="sub_i83_6"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:62 %sub_i83_7 = dsub i64 %bitcast_ln325_32, i64 %mul_i82_7

]]></Node>
<StgValue><ssdm name="sub_i83_7"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:69 %sub_i83_8 = dsub i64 %bitcast_ln325_34, i64 %mul_i82_8

]]></Node>
<StgValue><ssdm name="sub_i83_8"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:76 %sub_i83_9 = dsub i64 %bitcast_ln325_36, i64 %mul_i82_9

]]></Node>
<StgValue><ssdm name="sub_i83_9"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:83 %sub_i83_s = dsub i64 %bitcast_ln325_38, i64 %mul_i82_s

]]></Node>
<StgValue><ssdm name="sub_i83_s"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:90 %sub_i83_10 = dsub i64 %bitcast_ln325_40, i64 %mul_i82_10

]]></Node>
<StgValue><ssdm name="sub_i83_10"/></StgValue>
</operation>

<operation id="710" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:97 %sub_i83_11 = dsub i64 %bitcast_ln325_42, i64 %mul_i82_11

]]></Node>
<StgValue><ssdm name="sub_i83_11"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:104 %sub_i83_12 = dsub i64 %bitcast_ln325_44, i64 %mul_i82_12

]]></Node>
<StgValue><ssdm name="sub_i83_12"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:111 %sub_i83_13 = dsub i64 %bitcast_ln325_46, i64 %mul_i82_13

]]></Node>
<StgValue><ssdm name="sub_i83_13"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:118 %sub_i83_14 = dsub i64 %bitcast_ln325_48, i64 %mul_i82_14

]]></Node>
<StgValue><ssdm name="sub_i83_14"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:125 %sub_i83_15 = dsub i64 %bitcast_ln325_50, i64 %mul_i82_15

]]></Node>
<StgValue><ssdm name="sub_i83_15"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:132 %sub_i83_16 = dsub i64 %bitcast_ln325_52, i64 %mul_i82_16

]]></Node>
<StgValue><ssdm name="sub_i83_16"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:139 %sub_i83_17 = dsub i64 %bitcast_ln325_54, i64 %mul_i82_17

]]></Node>
<StgValue><ssdm name="sub_i83_17"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:146 %sub_i83_18 = dsub i64 %bitcast_ln325_56, i64 %mul_i82_18

]]></Node>
<StgValue><ssdm name="sub_i83_18"/></StgValue>
</operation>

<operation id="718" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:153 %sub_i83_19 = dsub i64 %bitcast_ln325_58, i64 %mul_i82_19

]]></Node>
<StgValue><ssdm name="sub_i83_19"/></StgValue>
</operation>

<operation id="719" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:160 %sub_i83_20 = dsub i64 %bitcast_ln325_60, i64 %mul_i82_20

]]></Node>
<StgValue><ssdm name="sub_i83_20"/></StgValue>
</operation>

<operation id="720" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:163 %bitcast_ln325_62 = bitcast i64 %trunc_ln325_30

]]></Node>
<StgValue><ssdm name="bitcast_ln325_62"/></StgValue>
</operation>

<operation id="721" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:167 %sub_i83_21 = dsub i64 %bitcast_ln325_62, i64 %mul_i82_21

]]></Node>
<StgValue><ssdm name="sub_i83_21"/></StgValue>
</operation>

<operation id="722" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:170 %bitcast_ln325_64 = bitcast i64 %trunc_ln325_31

]]></Node>
<StgValue><ssdm name="bitcast_ln325_64"/></StgValue>
</operation>

<operation id="723" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:174 %sub_i83_22 = dsub i64 %bitcast_ln325_64, i64 %mul_i82_22

]]></Node>
<StgValue><ssdm name="sub_i83_22"/></StgValue>
</operation>

<operation id="724" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:177 %bitcast_ln325_66 = bitcast i64 %trunc_ln325_32

]]></Node>
<StgValue><ssdm name="bitcast_ln325_66"/></StgValue>
</operation>

<operation id="725" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:181 %sub_i83_23 = dsub i64 %bitcast_ln325_66, i64 %mul_i82_23

]]></Node>
<StgValue><ssdm name="sub_i83_23"/></StgValue>
</operation>

<operation id="726" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:184 %bitcast_ln325_68 = bitcast i64 %trunc_ln325_33

]]></Node>
<StgValue><ssdm name="bitcast_ln325_68"/></StgValue>
</operation>

<operation id="727" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:188 %sub_i83_24 = dsub i64 %bitcast_ln325_68, i64 %mul_i82_24

]]></Node>
<StgValue><ssdm name="sub_i83_24"/></StgValue>
</operation>

<operation id="728" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:191 %bitcast_ln325_70 = bitcast i64 %trunc_ln325_34

]]></Node>
<StgValue><ssdm name="bitcast_ln325_70"/></StgValue>
</operation>

<operation id="729" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:195 %sub_i83_25 = dsub i64 %bitcast_ln325_70, i64 %mul_i82_25

]]></Node>
<StgValue><ssdm name="sub_i83_25"/></StgValue>
</operation>

<operation id="730" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:198 %bitcast_ln325_72 = bitcast i64 %trunc_ln325_35

]]></Node>
<StgValue><ssdm name="bitcast_ln325_72"/></StgValue>
</operation>

<operation id="731" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:202 %sub_i83_26 = dsub i64 %bitcast_ln325_72, i64 %mul_i82_26

]]></Node>
<StgValue><ssdm name="sub_i83_26"/></StgValue>
</operation>

<operation id="732" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:205 %bitcast_ln325_74 = bitcast i64 %trunc_ln325_36

]]></Node>
<StgValue><ssdm name="bitcast_ln325_74"/></StgValue>
</operation>

<operation id="733" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:209 %sub_i83_27 = dsub i64 %bitcast_ln325_74, i64 %mul_i82_27

]]></Node>
<StgValue><ssdm name="sub_i83_27"/></StgValue>
</operation>

<operation id="734" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:212 %bitcast_ln325_76 = bitcast i64 %trunc_ln325_37

]]></Node>
<StgValue><ssdm name="bitcast_ln325_76"/></StgValue>
</operation>

<operation id="735" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:216 %sub_i83_28 = dsub i64 %bitcast_ln325_76, i64 %mul_i82_28

]]></Node>
<StgValue><ssdm name="sub_i83_28"/></StgValue>
</operation>

<operation id="736" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:219 %bitcast_ln325_78 = bitcast i64 %trunc_ln325_38

]]></Node>
<StgValue><ssdm name="bitcast_ln325_78"/></StgValue>
</operation>

<operation id="737" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:223 %sub_i83_29 = dsub i64 %bitcast_ln325_78, i64 %mul_i82_29

]]></Node>
<StgValue><ssdm name="sub_i83_29"/></StgValue>
</operation>

<operation id="738" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:226 %bitcast_ln325_80 = bitcast i64 %trunc_ln325_39

]]></Node>
<StgValue><ssdm name="bitcast_ln325_80"/></StgValue>
</operation>

<operation id="739" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:230 %sub_i83_30 = dsub i64 %bitcast_ln325_80, i64 %mul_i82_30

]]></Node>
<StgValue><ssdm name="sub_i83_30"/></StgValue>
</operation>

<operation id="740" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:233 %bitcast_ln325_82 = bitcast i64 %trunc_ln325_40

]]></Node>
<StgValue><ssdm name="bitcast_ln325_82"/></StgValue>
</operation>

<operation id="741" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:237 %sub_i83_31 = dsub i64 %bitcast_ln325_82, i64 %mul_i82_31

]]></Node>
<StgValue><ssdm name="sub_i83_31"/></StgValue>
</operation>

<operation id="742" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:243 %mul_i82_32 = dmul i64 %update_temp_mat_97_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_32"/></StgValue>
</operation>

<operation id="743" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:250 %mul_i82_33 = dmul i64 %update_temp_mat_98_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_33"/></StgValue>
</operation>

<operation id="744" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:257 %mul_i82_34 = dmul i64 %update_temp_mat_99_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_34"/></StgValue>
</operation>

<operation id="745" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:264 %mul_i82_35 = dmul i64 %update_temp_mat_100_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_35"/></StgValue>
</operation>

<operation id="746" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:271 %mul_i82_36 = dmul i64 %update_temp_mat_101_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_36"/></StgValue>
</operation>

<operation id="747" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:278 %mul_i82_37 = dmul i64 %update_temp_mat_102_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_37"/></StgValue>
</operation>

<operation id="748" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:285 %mul_i82_38 = dmul i64 %update_temp_mat_103_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_38"/></StgValue>
</operation>

<operation id="749" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:292 %mul_i82_39 = dmul i64 %update_temp_mat_104_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_39"/></StgValue>
</operation>

<operation id="750" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:299 %mul_i82_40 = dmul i64 %update_temp_mat_105_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_40"/></StgValue>
</operation>

<operation id="751" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:306 %mul_i82_41 = dmul i64 %update_temp_mat_106_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_41"/></StgValue>
</operation>

<operation id="752" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:313 %mul_i82_42 = dmul i64 %update_temp_mat_107_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_42"/></StgValue>
</operation>

<operation id="753" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:320 %mul_i82_43 = dmul i64 %update_temp_mat_108_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_43"/></StgValue>
</operation>

<operation id="754" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:327 %mul_i82_44 = dmul i64 %update_temp_mat_109_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_44"/></StgValue>
</operation>

<operation id="755" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:334 %mul_i82_45 = dmul i64 %update_temp_mat_110_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_45"/></StgValue>
</operation>

<operation id="756" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:341 %mul_i82_46 = dmul i64 %update_temp_mat_111_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_46"/></StgValue>
</operation>

<operation id="757" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:348 %mul_i82_47 = dmul i64 %update_temp_mat_112_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_47"/></StgValue>
</operation>

<operation id="758" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:355 %mul_i82_48 = dmul i64 %update_temp_mat_113_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_48"/></StgValue>
</operation>

<operation id="759" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:362 %mul_i82_49 = dmul i64 %update_temp_mat_114_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_49"/></StgValue>
</operation>

<operation id="760" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:369 %mul_i82_50 = dmul i64 %update_temp_mat_115_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_50"/></StgValue>
</operation>

<operation id="761" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:376 %mul_i82_51 = dmul i64 %update_temp_mat_116_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_51"/></StgValue>
</operation>

<operation id="762" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:383 %mul_i82_52 = dmul i64 %update_temp_mat_117_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_52"/></StgValue>
</operation>

<operation id="763" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:390 %mul_i82_53 = dmul i64 %update_temp_mat_118_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_53"/></StgValue>
</operation>

<operation id="764" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:397 %mul_i82_54 = dmul i64 %update_temp_mat_119_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_54"/></StgValue>
</operation>

<operation id="765" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:404 %mul_i82_55 = dmul i64 %update_temp_mat_120_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_55"/></StgValue>
</operation>

<operation id="766" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:411 %mul_i82_56 = dmul i64 %update_temp_mat_121_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_56"/></StgValue>
</operation>

<operation id="767" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:418 %mul_i82_57 = dmul i64 %update_temp_mat_122_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_57"/></StgValue>
</operation>

<operation id="768" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:425 %mul_i82_58 = dmul i64 %update_temp_mat_123_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_58"/></StgValue>
</operation>

<operation id="769" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:432 %mul_i82_59 = dmul i64 %update_temp_mat_124_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_59"/></StgValue>
</operation>

<operation id="770" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:439 %mul_i82_60 = dmul i64 %update_temp_mat_125_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_60"/></StgValue>
</operation>

<operation id="771" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:446 %mul_i82_61 = dmul i64 %update_temp_mat_126_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_61"/></StgValue>
</operation>

<operation id="772" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:453 %mul_i82_62 = dmul i64 %update_temp_mat_127_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_62"/></StgValue>
</operation>

<operation id="773" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:465 %sub30_i2 = dsub i64 %bitcast_ln327, i64 %mul29_i2

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="774" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:13 %sub_i2 = dsub i64 %bitcast_ln325_18, i64 %mul_i4

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:20 %sub_i83_1 = dsub i64 %bitcast_ln325_20, i64 %mul_i82_1

]]></Node>
<StgValue><ssdm name="sub_i83_1"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:27 %sub_i83_2 = dsub i64 %bitcast_ln325_22, i64 %mul_i82_2

]]></Node>
<StgValue><ssdm name="sub_i83_2"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:34 %sub_i83_3 = dsub i64 %bitcast_ln325_24, i64 %mul_i82_3

]]></Node>
<StgValue><ssdm name="sub_i83_3"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:41 %sub_i83_4 = dsub i64 %bitcast_ln325_26, i64 %mul_i82_4

]]></Node>
<StgValue><ssdm name="sub_i83_4"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:48 %sub_i83_5 = dsub i64 %bitcast_ln325_28, i64 %mul_i82_5

]]></Node>
<StgValue><ssdm name="sub_i83_5"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:55 %sub_i83_6 = dsub i64 %bitcast_ln325_30, i64 %mul_i82_6

]]></Node>
<StgValue><ssdm name="sub_i83_6"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:62 %sub_i83_7 = dsub i64 %bitcast_ln325_32, i64 %mul_i82_7

]]></Node>
<StgValue><ssdm name="sub_i83_7"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:69 %sub_i83_8 = dsub i64 %bitcast_ln325_34, i64 %mul_i82_8

]]></Node>
<StgValue><ssdm name="sub_i83_8"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:76 %sub_i83_9 = dsub i64 %bitcast_ln325_36, i64 %mul_i82_9

]]></Node>
<StgValue><ssdm name="sub_i83_9"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:83 %sub_i83_s = dsub i64 %bitcast_ln325_38, i64 %mul_i82_s

]]></Node>
<StgValue><ssdm name="sub_i83_s"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:90 %sub_i83_10 = dsub i64 %bitcast_ln325_40, i64 %mul_i82_10

]]></Node>
<StgValue><ssdm name="sub_i83_10"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:97 %sub_i83_11 = dsub i64 %bitcast_ln325_42, i64 %mul_i82_11

]]></Node>
<StgValue><ssdm name="sub_i83_11"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:104 %sub_i83_12 = dsub i64 %bitcast_ln325_44, i64 %mul_i82_12

]]></Node>
<StgValue><ssdm name="sub_i83_12"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:111 %sub_i83_13 = dsub i64 %bitcast_ln325_46, i64 %mul_i82_13

]]></Node>
<StgValue><ssdm name="sub_i83_13"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:118 %sub_i83_14 = dsub i64 %bitcast_ln325_48, i64 %mul_i82_14

]]></Node>
<StgValue><ssdm name="sub_i83_14"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:125 %sub_i83_15 = dsub i64 %bitcast_ln325_50, i64 %mul_i82_15

]]></Node>
<StgValue><ssdm name="sub_i83_15"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:132 %sub_i83_16 = dsub i64 %bitcast_ln325_52, i64 %mul_i82_16

]]></Node>
<StgValue><ssdm name="sub_i83_16"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:139 %sub_i83_17 = dsub i64 %bitcast_ln325_54, i64 %mul_i82_17

]]></Node>
<StgValue><ssdm name="sub_i83_17"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:146 %sub_i83_18 = dsub i64 %bitcast_ln325_56, i64 %mul_i82_18

]]></Node>
<StgValue><ssdm name="sub_i83_18"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:153 %sub_i83_19 = dsub i64 %bitcast_ln325_58, i64 %mul_i82_19

]]></Node>
<StgValue><ssdm name="sub_i83_19"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:160 %sub_i83_20 = dsub i64 %bitcast_ln325_60, i64 %mul_i82_20

]]></Node>
<StgValue><ssdm name="sub_i83_20"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:167 %sub_i83_21 = dsub i64 %bitcast_ln325_62, i64 %mul_i82_21

]]></Node>
<StgValue><ssdm name="sub_i83_21"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:174 %sub_i83_22 = dsub i64 %bitcast_ln325_64, i64 %mul_i82_22

]]></Node>
<StgValue><ssdm name="sub_i83_22"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:181 %sub_i83_23 = dsub i64 %bitcast_ln325_66, i64 %mul_i82_23

]]></Node>
<StgValue><ssdm name="sub_i83_23"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:188 %sub_i83_24 = dsub i64 %bitcast_ln325_68, i64 %mul_i82_24

]]></Node>
<StgValue><ssdm name="sub_i83_24"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:195 %sub_i83_25 = dsub i64 %bitcast_ln325_70, i64 %mul_i82_25

]]></Node>
<StgValue><ssdm name="sub_i83_25"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:202 %sub_i83_26 = dsub i64 %bitcast_ln325_72, i64 %mul_i82_26

]]></Node>
<StgValue><ssdm name="sub_i83_26"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:209 %sub_i83_27 = dsub i64 %bitcast_ln325_74, i64 %mul_i82_27

]]></Node>
<StgValue><ssdm name="sub_i83_27"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:216 %sub_i83_28 = dsub i64 %bitcast_ln325_76, i64 %mul_i82_28

]]></Node>
<StgValue><ssdm name="sub_i83_28"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:223 %sub_i83_29 = dsub i64 %bitcast_ln325_78, i64 %mul_i82_29

]]></Node>
<StgValue><ssdm name="sub_i83_29"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:230 %sub_i83_30 = dsub i64 %bitcast_ln325_80, i64 %mul_i82_30

]]></Node>
<StgValue><ssdm name="sub_i83_30"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:237 %sub_i83_31 = dsub i64 %bitcast_ln325_82, i64 %mul_i82_31

]]></Node>
<StgValue><ssdm name="sub_i83_31"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:240 %bitcast_ln325_84 = bitcast i64 %trunc_ln325_41

]]></Node>
<StgValue><ssdm name="bitcast_ln325_84"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:244 %sub_i83_32 = dsub i64 %bitcast_ln325_84, i64 %mul_i82_32

]]></Node>
<StgValue><ssdm name="sub_i83_32"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:247 %bitcast_ln325_86 = bitcast i64 %trunc_ln325_42

]]></Node>
<StgValue><ssdm name="bitcast_ln325_86"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:251 %sub_i83_33 = dsub i64 %bitcast_ln325_86, i64 %mul_i82_33

]]></Node>
<StgValue><ssdm name="sub_i83_33"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:254 %bitcast_ln325_88 = bitcast i64 %trunc_ln325_43

]]></Node>
<StgValue><ssdm name="bitcast_ln325_88"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:258 %sub_i83_34 = dsub i64 %bitcast_ln325_88, i64 %mul_i82_34

]]></Node>
<StgValue><ssdm name="sub_i83_34"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:261 %bitcast_ln325_90 = bitcast i64 %trunc_ln325_44

]]></Node>
<StgValue><ssdm name="bitcast_ln325_90"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:265 %sub_i83_35 = dsub i64 %bitcast_ln325_90, i64 %mul_i82_35

]]></Node>
<StgValue><ssdm name="sub_i83_35"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:268 %bitcast_ln325_92 = bitcast i64 %trunc_ln325_45

]]></Node>
<StgValue><ssdm name="bitcast_ln325_92"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:272 %sub_i83_36 = dsub i64 %bitcast_ln325_92, i64 %mul_i82_36

]]></Node>
<StgValue><ssdm name="sub_i83_36"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:275 %bitcast_ln325_94 = bitcast i64 %trunc_ln325_46

]]></Node>
<StgValue><ssdm name="bitcast_ln325_94"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:279 %sub_i83_37 = dsub i64 %bitcast_ln325_94, i64 %mul_i82_37

]]></Node>
<StgValue><ssdm name="sub_i83_37"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:282 %bitcast_ln325_96 = bitcast i64 %trunc_ln325_47

]]></Node>
<StgValue><ssdm name="bitcast_ln325_96"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:286 %sub_i83_38 = dsub i64 %bitcast_ln325_96, i64 %mul_i82_38

]]></Node>
<StgValue><ssdm name="sub_i83_38"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:289 %bitcast_ln325_98 = bitcast i64 %trunc_ln325_48

]]></Node>
<StgValue><ssdm name="bitcast_ln325_98"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:293 %sub_i83_39 = dsub i64 %bitcast_ln325_98, i64 %mul_i82_39

]]></Node>
<StgValue><ssdm name="sub_i83_39"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:296 %bitcast_ln325_100 = bitcast i64 %trunc_ln325_49

]]></Node>
<StgValue><ssdm name="bitcast_ln325_100"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:300 %sub_i83_40 = dsub i64 %bitcast_ln325_100, i64 %mul_i82_40

]]></Node>
<StgValue><ssdm name="sub_i83_40"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:303 %bitcast_ln325_102 = bitcast i64 %trunc_ln325_50

]]></Node>
<StgValue><ssdm name="bitcast_ln325_102"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:307 %sub_i83_41 = dsub i64 %bitcast_ln325_102, i64 %mul_i82_41

]]></Node>
<StgValue><ssdm name="sub_i83_41"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:310 %bitcast_ln325_104 = bitcast i64 %trunc_ln325_51

]]></Node>
<StgValue><ssdm name="bitcast_ln325_104"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:314 %sub_i83_42 = dsub i64 %bitcast_ln325_104, i64 %mul_i82_42

]]></Node>
<StgValue><ssdm name="sub_i83_42"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:320 %mul_i82_43 = dmul i64 %update_temp_mat_108_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_43"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:327 %mul_i82_44 = dmul i64 %update_temp_mat_109_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_44"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:334 %mul_i82_45 = dmul i64 %update_temp_mat_110_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_45"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:341 %mul_i82_46 = dmul i64 %update_temp_mat_111_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_46"/></StgValue>
</operation>

<operation id="833" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:348 %mul_i82_47 = dmul i64 %update_temp_mat_112_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_47"/></StgValue>
</operation>

<operation id="834" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:355 %mul_i82_48 = dmul i64 %update_temp_mat_113_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_48"/></StgValue>
</operation>

<operation id="835" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:362 %mul_i82_49 = dmul i64 %update_temp_mat_114_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_49"/></StgValue>
</operation>

<operation id="836" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:369 %mul_i82_50 = dmul i64 %update_temp_mat_115_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_50"/></StgValue>
</operation>

<operation id="837" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:376 %mul_i82_51 = dmul i64 %update_temp_mat_116_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_51"/></StgValue>
</operation>

<operation id="838" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:383 %mul_i82_52 = dmul i64 %update_temp_mat_117_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_52"/></StgValue>
</operation>

<operation id="839" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:390 %mul_i82_53 = dmul i64 %update_temp_mat_118_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_53"/></StgValue>
</operation>

<operation id="840" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:397 %mul_i82_54 = dmul i64 %update_temp_mat_119_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_54"/></StgValue>
</operation>

<operation id="841" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:404 %mul_i82_55 = dmul i64 %update_temp_mat_120_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_55"/></StgValue>
</operation>

<operation id="842" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:411 %mul_i82_56 = dmul i64 %update_temp_mat_121_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_56"/></StgValue>
</operation>

<operation id="843" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:418 %mul_i82_57 = dmul i64 %update_temp_mat_122_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_57"/></StgValue>
</operation>

<operation id="844" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:425 %mul_i82_58 = dmul i64 %update_temp_mat_123_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_58"/></StgValue>
</operation>

<operation id="845" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:432 %mul_i82_59 = dmul i64 %update_temp_mat_124_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_59"/></StgValue>
</operation>

<operation id="846" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:439 %mul_i82_60 = dmul i64 %update_temp_mat_125_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_60"/></StgValue>
</operation>

<operation id="847" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:446 %mul_i82_61 = dmul i64 %update_temp_mat_126_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_61"/></StgValue>
</operation>

<operation id="848" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:453 %mul_i82_62 = dmul i64 %update_temp_mat_127_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_62"/></StgValue>
</operation>

<operation id="849" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:465 %sub30_i2 = dsub i64 %bitcast_ln327, i64 %mul29_i2

]]></Node>
<StgValue><ssdm name="sub30_i2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="850" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:13 %sub_i2 = dsub i64 %bitcast_ln325_18, i64 %mul_i4

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:20 %sub_i83_1 = dsub i64 %bitcast_ln325_20, i64 %mul_i82_1

]]></Node>
<StgValue><ssdm name="sub_i83_1"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:27 %sub_i83_2 = dsub i64 %bitcast_ln325_22, i64 %mul_i82_2

]]></Node>
<StgValue><ssdm name="sub_i83_2"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:34 %sub_i83_3 = dsub i64 %bitcast_ln325_24, i64 %mul_i82_3

]]></Node>
<StgValue><ssdm name="sub_i83_3"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:41 %sub_i83_4 = dsub i64 %bitcast_ln325_26, i64 %mul_i82_4

]]></Node>
<StgValue><ssdm name="sub_i83_4"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:48 %sub_i83_5 = dsub i64 %bitcast_ln325_28, i64 %mul_i82_5

]]></Node>
<StgValue><ssdm name="sub_i83_5"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:55 %sub_i83_6 = dsub i64 %bitcast_ln325_30, i64 %mul_i82_6

]]></Node>
<StgValue><ssdm name="sub_i83_6"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:62 %sub_i83_7 = dsub i64 %bitcast_ln325_32, i64 %mul_i82_7

]]></Node>
<StgValue><ssdm name="sub_i83_7"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:69 %sub_i83_8 = dsub i64 %bitcast_ln325_34, i64 %mul_i82_8

]]></Node>
<StgValue><ssdm name="sub_i83_8"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:76 %sub_i83_9 = dsub i64 %bitcast_ln325_36, i64 %mul_i82_9

]]></Node>
<StgValue><ssdm name="sub_i83_9"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:83 %sub_i83_s = dsub i64 %bitcast_ln325_38, i64 %mul_i82_s

]]></Node>
<StgValue><ssdm name="sub_i83_s"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:90 %sub_i83_10 = dsub i64 %bitcast_ln325_40, i64 %mul_i82_10

]]></Node>
<StgValue><ssdm name="sub_i83_10"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:97 %sub_i83_11 = dsub i64 %bitcast_ln325_42, i64 %mul_i82_11

]]></Node>
<StgValue><ssdm name="sub_i83_11"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:104 %sub_i83_12 = dsub i64 %bitcast_ln325_44, i64 %mul_i82_12

]]></Node>
<StgValue><ssdm name="sub_i83_12"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:111 %sub_i83_13 = dsub i64 %bitcast_ln325_46, i64 %mul_i82_13

]]></Node>
<StgValue><ssdm name="sub_i83_13"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:118 %sub_i83_14 = dsub i64 %bitcast_ln325_48, i64 %mul_i82_14

]]></Node>
<StgValue><ssdm name="sub_i83_14"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:125 %sub_i83_15 = dsub i64 %bitcast_ln325_50, i64 %mul_i82_15

]]></Node>
<StgValue><ssdm name="sub_i83_15"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:132 %sub_i83_16 = dsub i64 %bitcast_ln325_52, i64 %mul_i82_16

]]></Node>
<StgValue><ssdm name="sub_i83_16"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:139 %sub_i83_17 = dsub i64 %bitcast_ln325_54, i64 %mul_i82_17

]]></Node>
<StgValue><ssdm name="sub_i83_17"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:146 %sub_i83_18 = dsub i64 %bitcast_ln325_56, i64 %mul_i82_18

]]></Node>
<StgValue><ssdm name="sub_i83_18"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:153 %sub_i83_19 = dsub i64 %bitcast_ln325_58, i64 %mul_i82_19

]]></Node>
<StgValue><ssdm name="sub_i83_19"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:160 %sub_i83_20 = dsub i64 %bitcast_ln325_60, i64 %mul_i82_20

]]></Node>
<StgValue><ssdm name="sub_i83_20"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:167 %sub_i83_21 = dsub i64 %bitcast_ln325_62, i64 %mul_i82_21

]]></Node>
<StgValue><ssdm name="sub_i83_21"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:174 %sub_i83_22 = dsub i64 %bitcast_ln325_64, i64 %mul_i82_22

]]></Node>
<StgValue><ssdm name="sub_i83_22"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:181 %sub_i83_23 = dsub i64 %bitcast_ln325_66, i64 %mul_i82_23

]]></Node>
<StgValue><ssdm name="sub_i83_23"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:188 %sub_i83_24 = dsub i64 %bitcast_ln325_68, i64 %mul_i82_24

]]></Node>
<StgValue><ssdm name="sub_i83_24"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:195 %sub_i83_25 = dsub i64 %bitcast_ln325_70, i64 %mul_i82_25

]]></Node>
<StgValue><ssdm name="sub_i83_25"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:202 %sub_i83_26 = dsub i64 %bitcast_ln325_72, i64 %mul_i82_26

]]></Node>
<StgValue><ssdm name="sub_i83_26"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:209 %sub_i83_27 = dsub i64 %bitcast_ln325_74, i64 %mul_i82_27

]]></Node>
<StgValue><ssdm name="sub_i83_27"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:216 %sub_i83_28 = dsub i64 %bitcast_ln325_76, i64 %mul_i82_28

]]></Node>
<StgValue><ssdm name="sub_i83_28"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:223 %sub_i83_29 = dsub i64 %bitcast_ln325_78, i64 %mul_i82_29

]]></Node>
<StgValue><ssdm name="sub_i83_29"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:230 %sub_i83_30 = dsub i64 %bitcast_ln325_80, i64 %mul_i82_30

]]></Node>
<StgValue><ssdm name="sub_i83_30"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:237 %sub_i83_31 = dsub i64 %bitcast_ln325_82, i64 %mul_i82_31

]]></Node>
<StgValue><ssdm name="sub_i83_31"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:244 %sub_i83_32 = dsub i64 %bitcast_ln325_84, i64 %mul_i82_32

]]></Node>
<StgValue><ssdm name="sub_i83_32"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:251 %sub_i83_33 = dsub i64 %bitcast_ln325_86, i64 %mul_i82_33

]]></Node>
<StgValue><ssdm name="sub_i83_33"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:258 %sub_i83_34 = dsub i64 %bitcast_ln325_88, i64 %mul_i82_34

]]></Node>
<StgValue><ssdm name="sub_i83_34"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:265 %sub_i83_35 = dsub i64 %bitcast_ln325_90, i64 %mul_i82_35

]]></Node>
<StgValue><ssdm name="sub_i83_35"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:272 %sub_i83_36 = dsub i64 %bitcast_ln325_92, i64 %mul_i82_36

]]></Node>
<StgValue><ssdm name="sub_i83_36"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:279 %sub_i83_37 = dsub i64 %bitcast_ln325_94, i64 %mul_i82_37

]]></Node>
<StgValue><ssdm name="sub_i83_37"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:286 %sub_i83_38 = dsub i64 %bitcast_ln325_96, i64 %mul_i82_38

]]></Node>
<StgValue><ssdm name="sub_i83_38"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:293 %sub_i83_39 = dsub i64 %bitcast_ln325_98, i64 %mul_i82_39

]]></Node>
<StgValue><ssdm name="sub_i83_39"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:300 %sub_i83_40 = dsub i64 %bitcast_ln325_100, i64 %mul_i82_40

]]></Node>
<StgValue><ssdm name="sub_i83_40"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:307 %sub_i83_41 = dsub i64 %bitcast_ln325_102, i64 %mul_i82_41

]]></Node>
<StgValue><ssdm name="sub_i83_41"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:314 %sub_i83_42 = dsub i64 %bitcast_ln325_104, i64 %mul_i82_42

]]></Node>
<StgValue><ssdm name="sub_i83_42"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:317 %bitcast_ln325_106 = bitcast i64 %trunc_ln325_52

]]></Node>
<StgValue><ssdm name="bitcast_ln325_106"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:321 %sub_i83_43 = dsub i64 %bitcast_ln325_106, i64 %mul_i82_43

]]></Node>
<StgValue><ssdm name="sub_i83_43"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:324 %bitcast_ln325_108 = bitcast i64 %trunc_ln325_53

]]></Node>
<StgValue><ssdm name="bitcast_ln325_108"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:328 %sub_i83_44 = dsub i64 %bitcast_ln325_108, i64 %mul_i82_44

]]></Node>
<StgValue><ssdm name="sub_i83_44"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:331 %bitcast_ln325_110 = bitcast i64 %trunc_ln325_54

]]></Node>
<StgValue><ssdm name="bitcast_ln325_110"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:335 %sub_i83_45 = dsub i64 %bitcast_ln325_110, i64 %mul_i82_45

]]></Node>
<StgValue><ssdm name="sub_i83_45"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:338 %bitcast_ln325_112 = bitcast i64 %trunc_ln325_55

]]></Node>
<StgValue><ssdm name="bitcast_ln325_112"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:342 %sub_i83_46 = dsub i64 %bitcast_ln325_112, i64 %mul_i82_46

]]></Node>
<StgValue><ssdm name="sub_i83_46"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:345 %bitcast_ln325_114 = bitcast i64 %trunc_ln325_56

]]></Node>
<StgValue><ssdm name="bitcast_ln325_114"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:349 %sub_i83_47 = dsub i64 %bitcast_ln325_114, i64 %mul_i82_47

]]></Node>
<StgValue><ssdm name="sub_i83_47"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:352 %bitcast_ln325_116 = bitcast i64 %trunc_ln325_57

]]></Node>
<StgValue><ssdm name="bitcast_ln325_116"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:356 %sub_i83_48 = dsub i64 %bitcast_ln325_116, i64 %mul_i82_48

]]></Node>
<StgValue><ssdm name="sub_i83_48"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:359 %bitcast_ln325_118 = bitcast i64 %trunc_ln325_58

]]></Node>
<StgValue><ssdm name="bitcast_ln325_118"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:363 %sub_i83_49 = dsub i64 %bitcast_ln325_118, i64 %mul_i82_49

]]></Node>
<StgValue><ssdm name="sub_i83_49"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:366 %bitcast_ln325_120 = bitcast i64 %trunc_ln325_59

]]></Node>
<StgValue><ssdm name="bitcast_ln325_120"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:370 %sub_i83_50 = dsub i64 %bitcast_ln325_120, i64 %mul_i82_50

]]></Node>
<StgValue><ssdm name="sub_i83_50"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:373 %bitcast_ln325_122 = bitcast i64 %trunc_ln325_60

]]></Node>
<StgValue><ssdm name="bitcast_ln325_122"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:377 %sub_i83_51 = dsub i64 %bitcast_ln325_122, i64 %mul_i82_51

]]></Node>
<StgValue><ssdm name="sub_i83_51"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:380 %bitcast_ln325_124 = bitcast i64 %trunc_ln325_61

]]></Node>
<StgValue><ssdm name="bitcast_ln325_124"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:384 %sub_i83_52 = dsub i64 %bitcast_ln325_124, i64 %mul_i82_52

]]></Node>
<StgValue><ssdm name="sub_i83_52"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:387 %bitcast_ln325_126 = bitcast i64 %trunc_ln325_62

]]></Node>
<StgValue><ssdm name="bitcast_ln325_126"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:391 %sub_i83_53 = dsub i64 %bitcast_ln325_126, i64 %mul_i82_53

]]></Node>
<StgValue><ssdm name="sub_i83_53"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:397 %mul_i82_54 = dmul i64 %update_temp_mat_119_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_54"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:404 %mul_i82_55 = dmul i64 %update_temp_mat_120_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_55"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:411 %mul_i82_56 = dmul i64 %update_temp_mat_121_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_56"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:418 %mul_i82_57 = dmul i64 %update_temp_mat_122_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_57"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:425 %mul_i82_58 = dmul i64 %update_temp_mat_123_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_58"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:432 %mul_i82_59 = dmul i64 %update_temp_mat_124_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_59"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:439 %mul_i82_60 = dmul i64 %update_temp_mat_125_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_60"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:446 %mul_i82_61 = dmul i64 %update_temp_mat_126_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_61"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:453 %mul_i82_62 = dmul i64 %update_temp_mat_127_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i82_62"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:466 %bitcast_ln327_3 = bitcast i64 %sub30_i2

]]></Node>
<StgValue><ssdm name="bitcast_ln327_3"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="512" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:468 %zext_ln327_3 = zext i64 %bitcast_ln327_3

]]></Node>
<StgValue><ssdm name="zext_ln327_3"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_324_2.i76.split:469 %shl_ln327_3 = shl i512 %zext_ln327_3, i512 %zext_ln327

]]></Node>
<StgValue><ssdm name="shl_ln327_3"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_324_2.i76.split:470 %xor_ln327 = xor i512 %shl_ln327, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_324_2.i76.split:471 %and_ln327 = and i512 %p_load, i512 %xor_ln327

]]></Node>
<StgValue><ssdm name="and_ln327"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_324_2.i76.split:472 %or_ln327 = or i512 %shl_ln327_3, i512 %and_ln327

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i76.split:473 %store_ln327 = store i512 %or_ln327, i512 %empty

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="1166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
_Z16updateWeightBiasILi64ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:0 %p_load15 = load i512 %empty

]]></Node>
<StgValue><ssdm name="p_load15"/></StgValue>
</operation>

<operation id="1167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
_Z16updateWeightBiasILi64ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out, i512 %p_load15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0">
<![CDATA[
_Z16updateWeightBiasILi64ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="932" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:90 %sub_i83_10 = dsub i64 %bitcast_ln325_40, i64 %mul_i82_10

]]></Node>
<StgValue><ssdm name="sub_i83_10"/></StgValue>
</operation>

<operation id="933" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:97 %sub_i83_11 = dsub i64 %bitcast_ln325_42, i64 %mul_i82_11

]]></Node>
<StgValue><ssdm name="sub_i83_11"/></StgValue>
</operation>

<operation id="934" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:104 %sub_i83_12 = dsub i64 %bitcast_ln325_44, i64 %mul_i82_12

]]></Node>
<StgValue><ssdm name="sub_i83_12"/></StgValue>
</operation>

<operation id="935" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:111 %sub_i83_13 = dsub i64 %bitcast_ln325_46, i64 %mul_i82_13

]]></Node>
<StgValue><ssdm name="sub_i83_13"/></StgValue>
</operation>

<operation id="936" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:118 %sub_i83_14 = dsub i64 %bitcast_ln325_48, i64 %mul_i82_14

]]></Node>
<StgValue><ssdm name="sub_i83_14"/></StgValue>
</operation>

<operation id="937" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:125 %sub_i83_15 = dsub i64 %bitcast_ln325_50, i64 %mul_i82_15

]]></Node>
<StgValue><ssdm name="sub_i83_15"/></StgValue>
</operation>

<operation id="938" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:132 %sub_i83_16 = dsub i64 %bitcast_ln325_52, i64 %mul_i82_16

]]></Node>
<StgValue><ssdm name="sub_i83_16"/></StgValue>
</operation>

<operation id="939" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:139 %sub_i83_17 = dsub i64 %bitcast_ln325_54, i64 %mul_i82_17

]]></Node>
<StgValue><ssdm name="sub_i83_17"/></StgValue>
</operation>

<operation id="940" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:146 %sub_i83_18 = dsub i64 %bitcast_ln325_56, i64 %mul_i82_18

]]></Node>
<StgValue><ssdm name="sub_i83_18"/></StgValue>
</operation>

<operation id="941" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:153 %sub_i83_19 = dsub i64 %bitcast_ln325_58, i64 %mul_i82_19

]]></Node>
<StgValue><ssdm name="sub_i83_19"/></StgValue>
</operation>

<operation id="942" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:160 %sub_i83_20 = dsub i64 %bitcast_ln325_60, i64 %mul_i82_20

]]></Node>
<StgValue><ssdm name="sub_i83_20"/></StgValue>
</operation>

<operation id="943" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:167 %sub_i83_21 = dsub i64 %bitcast_ln325_62, i64 %mul_i82_21

]]></Node>
<StgValue><ssdm name="sub_i83_21"/></StgValue>
</operation>

<operation id="944" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:174 %sub_i83_22 = dsub i64 %bitcast_ln325_64, i64 %mul_i82_22

]]></Node>
<StgValue><ssdm name="sub_i83_22"/></StgValue>
</operation>

<operation id="945" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:181 %sub_i83_23 = dsub i64 %bitcast_ln325_66, i64 %mul_i82_23

]]></Node>
<StgValue><ssdm name="sub_i83_23"/></StgValue>
</operation>

<operation id="946" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:188 %sub_i83_24 = dsub i64 %bitcast_ln325_68, i64 %mul_i82_24

]]></Node>
<StgValue><ssdm name="sub_i83_24"/></StgValue>
</operation>

<operation id="947" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:195 %sub_i83_25 = dsub i64 %bitcast_ln325_70, i64 %mul_i82_25

]]></Node>
<StgValue><ssdm name="sub_i83_25"/></StgValue>
</operation>

<operation id="948" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:202 %sub_i83_26 = dsub i64 %bitcast_ln325_72, i64 %mul_i82_26

]]></Node>
<StgValue><ssdm name="sub_i83_26"/></StgValue>
</operation>

<operation id="949" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:209 %sub_i83_27 = dsub i64 %bitcast_ln325_74, i64 %mul_i82_27

]]></Node>
<StgValue><ssdm name="sub_i83_27"/></StgValue>
</operation>

<operation id="950" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:216 %sub_i83_28 = dsub i64 %bitcast_ln325_76, i64 %mul_i82_28

]]></Node>
<StgValue><ssdm name="sub_i83_28"/></StgValue>
</operation>

<operation id="951" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:223 %sub_i83_29 = dsub i64 %bitcast_ln325_78, i64 %mul_i82_29

]]></Node>
<StgValue><ssdm name="sub_i83_29"/></StgValue>
</operation>

<operation id="952" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:230 %sub_i83_30 = dsub i64 %bitcast_ln325_80, i64 %mul_i82_30

]]></Node>
<StgValue><ssdm name="sub_i83_30"/></StgValue>
</operation>

<operation id="953" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:237 %sub_i83_31 = dsub i64 %bitcast_ln325_82, i64 %mul_i82_31

]]></Node>
<StgValue><ssdm name="sub_i83_31"/></StgValue>
</operation>

<operation id="954" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:244 %sub_i83_32 = dsub i64 %bitcast_ln325_84, i64 %mul_i82_32

]]></Node>
<StgValue><ssdm name="sub_i83_32"/></StgValue>
</operation>

<operation id="955" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:251 %sub_i83_33 = dsub i64 %bitcast_ln325_86, i64 %mul_i82_33

]]></Node>
<StgValue><ssdm name="sub_i83_33"/></StgValue>
</operation>

<operation id="956" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:258 %sub_i83_34 = dsub i64 %bitcast_ln325_88, i64 %mul_i82_34

]]></Node>
<StgValue><ssdm name="sub_i83_34"/></StgValue>
</operation>

<operation id="957" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:265 %sub_i83_35 = dsub i64 %bitcast_ln325_90, i64 %mul_i82_35

]]></Node>
<StgValue><ssdm name="sub_i83_35"/></StgValue>
</operation>

<operation id="958" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:272 %sub_i83_36 = dsub i64 %bitcast_ln325_92, i64 %mul_i82_36

]]></Node>
<StgValue><ssdm name="sub_i83_36"/></StgValue>
</operation>

<operation id="959" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:279 %sub_i83_37 = dsub i64 %bitcast_ln325_94, i64 %mul_i82_37

]]></Node>
<StgValue><ssdm name="sub_i83_37"/></StgValue>
</operation>

<operation id="960" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:286 %sub_i83_38 = dsub i64 %bitcast_ln325_96, i64 %mul_i82_38

]]></Node>
<StgValue><ssdm name="sub_i83_38"/></StgValue>
</operation>

<operation id="961" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:293 %sub_i83_39 = dsub i64 %bitcast_ln325_98, i64 %mul_i82_39

]]></Node>
<StgValue><ssdm name="sub_i83_39"/></StgValue>
</operation>

<operation id="962" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:300 %sub_i83_40 = dsub i64 %bitcast_ln325_100, i64 %mul_i82_40

]]></Node>
<StgValue><ssdm name="sub_i83_40"/></StgValue>
</operation>

<operation id="963" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:307 %sub_i83_41 = dsub i64 %bitcast_ln325_102, i64 %mul_i82_41

]]></Node>
<StgValue><ssdm name="sub_i83_41"/></StgValue>
</operation>

<operation id="964" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:314 %sub_i83_42 = dsub i64 %bitcast_ln325_104, i64 %mul_i82_42

]]></Node>
<StgValue><ssdm name="sub_i83_42"/></StgValue>
</operation>

<operation id="965" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:321 %sub_i83_43 = dsub i64 %bitcast_ln325_106, i64 %mul_i82_43

]]></Node>
<StgValue><ssdm name="sub_i83_43"/></StgValue>
</operation>

<operation id="966" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:328 %sub_i83_44 = dsub i64 %bitcast_ln325_108, i64 %mul_i82_44

]]></Node>
<StgValue><ssdm name="sub_i83_44"/></StgValue>
</operation>

<operation id="967" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:335 %sub_i83_45 = dsub i64 %bitcast_ln325_110, i64 %mul_i82_45

]]></Node>
<StgValue><ssdm name="sub_i83_45"/></StgValue>
</operation>

<operation id="968" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:342 %sub_i83_46 = dsub i64 %bitcast_ln325_112, i64 %mul_i82_46

]]></Node>
<StgValue><ssdm name="sub_i83_46"/></StgValue>
</operation>

<operation id="969" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:349 %sub_i83_47 = dsub i64 %bitcast_ln325_114, i64 %mul_i82_47

]]></Node>
<StgValue><ssdm name="sub_i83_47"/></StgValue>
</operation>

<operation id="970" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:356 %sub_i83_48 = dsub i64 %bitcast_ln325_116, i64 %mul_i82_48

]]></Node>
<StgValue><ssdm name="sub_i83_48"/></StgValue>
</operation>

<operation id="971" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:363 %sub_i83_49 = dsub i64 %bitcast_ln325_118, i64 %mul_i82_49

]]></Node>
<StgValue><ssdm name="sub_i83_49"/></StgValue>
</operation>

<operation id="972" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:370 %sub_i83_50 = dsub i64 %bitcast_ln325_120, i64 %mul_i82_50

]]></Node>
<StgValue><ssdm name="sub_i83_50"/></StgValue>
</operation>

<operation id="973" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:377 %sub_i83_51 = dsub i64 %bitcast_ln325_122, i64 %mul_i82_51

]]></Node>
<StgValue><ssdm name="sub_i83_51"/></StgValue>
</operation>

<operation id="974" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:384 %sub_i83_52 = dsub i64 %bitcast_ln325_124, i64 %mul_i82_52

]]></Node>
<StgValue><ssdm name="sub_i83_52"/></StgValue>
</operation>

<operation id="975" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:391 %sub_i83_53 = dsub i64 %bitcast_ln325_126, i64 %mul_i82_53

]]></Node>
<StgValue><ssdm name="sub_i83_53"/></StgValue>
</operation>

<operation id="976" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:394 %bitcast_ln325_128 = bitcast i64 %trunc_ln325_63

]]></Node>
<StgValue><ssdm name="bitcast_ln325_128"/></StgValue>
</operation>

<operation id="977" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:398 %sub_i83_54 = dsub i64 %bitcast_ln325_128, i64 %mul_i82_54

]]></Node>
<StgValue><ssdm name="sub_i83_54"/></StgValue>
</operation>

<operation id="978" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:401 %bitcast_ln325_129 = bitcast i64 %trunc_ln325_64

]]></Node>
<StgValue><ssdm name="bitcast_ln325_129"/></StgValue>
</operation>

<operation id="979" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:405 %sub_i83_55 = dsub i64 %bitcast_ln325_129, i64 %mul_i82_55

]]></Node>
<StgValue><ssdm name="sub_i83_55"/></StgValue>
</operation>

<operation id="980" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:408 %bitcast_ln325_131 = bitcast i64 %trunc_ln325_65

]]></Node>
<StgValue><ssdm name="bitcast_ln325_131"/></StgValue>
</operation>

<operation id="981" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:412 %sub_i83_56 = dsub i64 %bitcast_ln325_131, i64 %mul_i82_56

]]></Node>
<StgValue><ssdm name="sub_i83_56"/></StgValue>
</operation>

<operation id="982" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:415 %bitcast_ln325_133 = bitcast i64 %trunc_ln325_66

]]></Node>
<StgValue><ssdm name="bitcast_ln325_133"/></StgValue>
</operation>

<operation id="983" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:419 %sub_i83_57 = dsub i64 %bitcast_ln325_133, i64 %mul_i82_57

]]></Node>
<StgValue><ssdm name="sub_i83_57"/></StgValue>
</operation>

<operation id="984" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:422 %bitcast_ln325_135 = bitcast i64 %trunc_ln325_67

]]></Node>
<StgValue><ssdm name="bitcast_ln325_135"/></StgValue>
</operation>

<operation id="985" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:426 %sub_i83_58 = dsub i64 %bitcast_ln325_135, i64 %mul_i82_58

]]></Node>
<StgValue><ssdm name="sub_i83_58"/></StgValue>
</operation>

<operation id="986" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:429 %bitcast_ln325_137 = bitcast i64 %trunc_ln325_68

]]></Node>
<StgValue><ssdm name="bitcast_ln325_137"/></StgValue>
</operation>

<operation id="987" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:433 %sub_i83_59 = dsub i64 %bitcast_ln325_137, i64 %mul_i82_59

]]></Node>
<StgValue><ssdm name="sub_i83_59"/></StgValue>
</operation>

<operation id="988" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:436 %bitcast_ln325_139 = bitcast i64 %trunc_ln325_69

]]></Node>
<StgValue><ssdm name="bitcast_ln325_139"/></StgValue>
</operation>

<operation id="989" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:440 %sub_i83_60 = dsub i64 %bitcast_ln325_139, i64 %mul_i82_60

]]></Node>
<StgValue><ssdm name="sub_i83_60"/></StgValue>
</operation>

<operation id="990" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:443 %bitcast_ln325_141 = bitcast i64 %trunc_ln325_70

]]></Node>
<StgValue><ssdm name="bitcast_ln325_141"/></StgValue>
</operation>

<operation id="991" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:447 %sub_i83_61 = dsub i64 %bitcast_ln325_141, i64 %mul_i82_61

]]></Node>
<StgValue><ssdm name="sub_i83_61"/></StgValue>
</operation>

<operation id="992" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:450 %bitcast_ln325_143 = bitcast i64 %trunc_ln325_71

]]></Node>
<StgValue><ssdm name="bitcast_ln325_143"/></StgValue>
</operation>

<operation id="993" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:454 %sub_i83_62 = dsub i64 %bitcast_ln325_143, i64 %mul_i82_62

]]></Node>
<StgValue><ssdm name="sub_i83_62"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="994" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:167 %sub_i83_21 = dsub i64 %bitcast_ln325_62, i64 %mul_i82_21

]]></Node>
<StgValue><ssdm name="sub_i83_21"/></StgValue>
</operation>

<operation id="995" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:174 %sub_i83_22 = dsub i64 %bitcast_ln325_64, i64 %mul_i82_22

]]></Node>
<StgValue><ssdm name="sub_i83_22"/></StgValue>
</operation>

<operation id="996" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:181 %sub_i83_23 = dsub i64 %bitcast_ln325_66, i64 %mul_i82_23

]]></Node>
<StgValue><ssdm name="sub_i83_23"/></StgValue>
</operation>

<operation id="997" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:188 %sub_i83_24 = dsub i64 %bitcast_ln325_68, i64 %mul_i82_24

]]></Node>
<StgValue><ssdm name="sub_i83_24"/></StgValue>
</operation>

<operation id="998" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:195 %sub_i83_25 = dsub i64 %bitcast_ln325_70, i64 %mul_i82_25

]]></Node>
<StgValue><ssdm name="sub_i83_25"/></StgValue>
</operation>

<operation id="999" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:202 %sub_i83_26 = dsub i64 %bitcast_ln325_72, i64 %mul_i82_26

]]></Node>
<StgValue><ssdm name="sub_i83_26"/></StgValue>
</operation>

<operation id="1000" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:209 %sub_i83_27 = dsub i64 %bitcast_ln325_74, i64 %mul_i82_27

]]></Node>
<StgValue><ssdm name="sub_i83_27"/></StgValue>
</operation>

<operation id="1001" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:216 %sub_i83_28 = dsub i64 %bitcast_ln325_76, i64 %mul_i82_28

]]></Node>
<StgValue><ssdm name="sub_i83_28"/></StgValue>
</operation>

<operation id="1002" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:223 %sub_i83_29 = dsub i64 %bitcast_ln325_78, i64 %mul_i82_29

]]></Node>
<StgValue><ssdm name="sub_i83_29"/></StgValue>
</operation>

<operation id="1003" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:230 %sub_i83_30 = dsub i64 %bitcast_ln325_80, i64 %mul_i82_30

]]></Node>
<StgValue><ssdm name="sub_i83_30"/></StgValue>
</operation>

<operation id="1004" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:237 %sub_i83_31 = dsub i64 %bitcast_ln325_82, i64 %mul_i82_31

]]></Node>
<StgValue><ssdm name="sub_i83_31"/></StgValue>
</operation>

<operation id="1005" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:244 %sub_i83_32 = dsub i64 %bitcast_ln325_84, i64 %mul_i82_32

]]></Node>
<StgValue><ssdm name="sub_i83_32"/></StgValue>
</operation>

<operation id="1006" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:251 %sub_i83_33 = dsub i64 %bitcast_ln325_86, i64 %mul_i82_33

]]></Node>
<StgValue><ssdm name="sub_i83_33"/></StgValue>
</operation>

<operation id="1007" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:258 %sub_i83_34 = dsub i64 %bitcast_ln325_88, i64 %mul_i82_34

]]></Node>
<StgValue><ssdm name="sub_i83_34"/></StgValue>
</operation>

<operation id="1008" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:265 %sub_i83_35 = dsub i64 %bitcast_ln325_90, i64 %mul_i82_35

]]></Node>
<StgValue><ssdm name="sub_i83_35"/></StgValue>
</operation>

<operation id="1009" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:272 %sub_i83_36 = dsub i64 %bitcast_ln325_92, i64 %mul_i82_36

]]></Node>
<StgValue><ssdm name="sub_i83_36"/></StgValue>
</operation>

<operation id="1010" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:279 %sub_i83_37 = dsub i64 %bitcast_ln325_94, i64 %mul_i82_37

]]></Node>
<StgValue><ssdm name="sub_i83_37"/></StgValue>
</operation>

<operation id="1011" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:286 %sub_i83_38 = dsub i64 %bitcast_ln325_96, i64 %mul_i82_38

]]></Node>
<StgValue><ssdm name="sub_i83_38"/></StgValue>
</operation>

<operation id="1012" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:293 %sub_i83_39 = dsub i64 %bitcast_ln325_98, i64 %mul_i82_39

]]></Node>
<StgValue><ssdm name="sub_i83_39"/></StgValue>
</operation>

<operation id="1013" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:300 %sub_i83_40 = dsub i64 %bitcast_ln325_100, i64 %mul_i82_40

]]></Node>
<StgValue><ssdm name="sub_i83_40"/></StgValue>
</operation>

<operation id="1014" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:307 %sub_i83_41 = dsub i64 %bitcast_ln325_102, i64 %mul_i82_41

]]></Node>
<StgValue><ssdm name="sub_i83_41"/></StgValue>
</operation>

<operation id="1015" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:314 %sub_i83_42 = dsub i64 %bitcast_ln325_104, i64 %mul_i82_42

]]></Node>
<StgValue><ssdm name="sub_i83_42"/></StgValue>
</operation>

<operation id="1016" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:321 %sub_i83_43 = dsub i64 %bitcast_ln325_106, i64 %mul_i82_43

]]></Node>
<StgValue><ssdm name="sub_i83_43"/></StgValue>
</operation>

<operation id="1017" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:328 %sub_i83_44 = dsub i64 %bitcast_ln325_108, i64 %mul_i82_44

]]></Node>
<StgValue><ssdm name="sub_i83_44"/></StgValue>
</operation>

<operation id="1018" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:335 %sub_i83_45 = dsub i64 %bitcast_ln325_110, i64 %mul_i82_45

]]></Node>
<StgValue><ssdm name="sub_i83_45"/></StgValue>
</operation>

<operation id="1019" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:342 %sub_i83_46 = dsub i64 %bitcast_ln325_112, i64 %mul_i82_46

]]></Node>
<StgValue><ssdm name="sub_i83_46"/></StgValue>
</operation>

<operation id="1020" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:349 %sub_i83_47 = dsub i64 %bitcast_ln325_114, i64 %mul_i82_47

]]></Node>
<StgValue><ssdm name="sub_i83_47"/></StgValue>
</operation>

<operation id="1021" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:356 %sub_i83_48 = dsub i64 %bitcast_ln325_116, i64 %mul_i82_48

]]></Node>
<StgValue><ssdm name="sub_i83_48"/></StgValue>
</operation>

<operation id="1022" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:363 %sub_i83_49 = dsub i64 %bitcast_ln325_118, i64 %mul_i82_49

]]></Node>
<StgValue><ssdm name="sub_i83_49"/></StgValue>
</operation>

<operation id="1023" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:370 %sub_i83_50 = dsub i64 %bitcast_ln325_120, i64 %mul_i82_50

]]></Node>
<StgValue><ssdm name="sub_i83_50"/></StgValue>
</operation>

<operation id="1024" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:377 %sub_i83_51 = dsub i64 %bitcast_ln325_122, i64 %mul_i82_51

]]></Node>
<StgValue><ssdm name="sub_i83_51"/></StgValue>
</operation>

<operation id="1025" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:384 %sub_i83_52 = dsub i64 %bitcast_ln325_124, i64 %mul_i82_52

]]></Node>
<StgValue><ssdm name="sub_i83_52"/></StgValue>
</operation>

<operation id="1026" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:391 %sub_i83_53 = dsub i64 %bitcast_ln325_126, i64 %mul_i82_53

]]></Node>
<StgValue><ssdm name="sub_i83_53"/></StgValue>
</operation>

<operation id="1027" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:398 %sub_i83_54 = dsub i64 %bitcast_ln325_128, i64 %mul_i82_54

]]></Node>
<StgValue><ssdm name="sub_i83_54"/></StgValue>
</operation>

<operation id="1028" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:405 %sub_i83_55 = dsub i64 %bitcast_ln325_129, i64 %mul_i82_55

]]></Node>
<StgValue><ssdm name="sub_i83_55"/></StgValue>
</operation>

<operation id="1029" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:412 %sub_i83_56 = dsub i64 %bitcast_ln325_131, i64 %mul_i82_56

]]></Node>
<StgValue><ssdm name="sub_i83_56"/></StgValue>
</operation>

<operation id="1030" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:419 %sub_i83_57 = dsub i64 %bitcast_ln325_133, i64 %mul_i82_57

]]></Node>
<StgValue><ssdm name="sub_i83_57"/></StgValue>
</operation>

<operation id="1031" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:426 %sub_i83_58 = dsub i64 %bitcast_ln325_135, i64 %mul_i82_58

]]></Node>
<StgValue><ssdm name="sub_i83_58"/></StgValue>
</operation>

<operation id="1032" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:433 %sub_i83_59 = dsub i64 %bitcast_ln325_137, i64 %mul_i82_59

]]></Node>
<StgValue><ssdm name="sub_i83_59"/></StgValue>
</operation>

<operation id="1033" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:440 %sub_i83_60 = dsub i64 %bitcast_ln325_139, i64 %mul_i82_60

]]></Node>
<StgValue><ssdm name="sub_i83_60"/></StgValue>
</operation>

<operation id="1034" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:447 %sub_i83_61 = dsub i64 %bitcast_ln325_141, i64 %mul_i82_61

]]></Node>
<StgValue><ssdm name="sub_i83_61"/></StgValue>
</operation>

<operation id="1035" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:454 %sub_i83_62 = dsub i64 %bitcast_ln325_143, i64 %mul_i82_62

]]></Node>
<StgValue><ssdm name="sub_i83_62"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="1036" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:244 %sub_i83_32 = dsub i64 %bitcast_ln325_84, i64 %mul_i82_32

]]></Node>
<StgValue><ssdm name="sub_i83_32"/></StgValue>
</operation>

<operation id="1037" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:251 %sub_i83_33 = dsub i64 %bitcast_ln325_86, i64 %mul_i82_33

]]></Node>
<StgValue><ssdm name="sub_i83_33"/></StgValue>
</operation>

<operation id="1038" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:258 %sub_i83_34 = dsub i64 %bitcast_ln325_88, i64 %mul_i82_34

]]></Node>
<StgValue><ssdm name="sub_i83_34"/></StgValue>
</operation>

<operation id="1039" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:265 %sub_i83_35 = dsub i64 %bitcast_ln325_90, i64 %mul_i82_35

]]></Node>
<StgValue><ssdm name="sub_i83_35"/></StgValue>
</operation>

<operation id="1040" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:272 %sub_i83_36 = dsub i64 %bitcast_ln325_92, i64 %mul_i82_36

]]></Node>
<StgValue><ssdm name="sub_i83_36"/></StgValue>
</operation>

<operation id="1041" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:279 %sub_i83_37 = dsub i64 %bitcast_ln325_94, i64 %mul_i82_37

]]></Node>
<StgValue><ssdm name="sub_i83_37"/></StgValue>
</operation>

<operation id="1042" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:286 %sub_i83_38 = dsub i64 %bitcast_ln325_96, i64 %mul_i82_38

]]></Node>
<StgValue><ssdm name="sub_i83_38"/></StgValue>
</operation>

<operation id="1043" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:293 %sub_i83_39 = dsub i64 %bitcast_ln325_98, i64 %mul_i82_39

]]></Node>
<StgValue><ssdm name="sub_i83_39"/></StgValue>
</operation>

<operation id="1044" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:300 %sub_i83_40 = dsub i64 %bitcast_ln325_100, i64 %mul_i82_40

]]></Node>
<StgValue><ssdm name="sub_i83_40"/></StgValue>
</operation>

<operation id="1045" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:307 %sub_i83_41 = dsub i64 %bitcast_ln325_102, i64 %mul_i82_41

]]></Node>
<StgValue><ssdm name="sub_i83_41"/></StgValue>
</operation>

<operation id="1046" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:314 %sub_i83_42 = dsub i64 %bitcast_ln325_104, i64 %mul_i82_42

]]></Node>
<StgValue><ssdm name="sub_i83_42"/></StgValue>
</operation>

<operation id="1047" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:321 %sub_i83_43 = dsub i64 %bitcast_ln325_106, i64 %mul_i82_43

]]></Node>
<StgValue><ssdm name="sub_i83_43"/></StgValue>
</operation>

<operation id="1048" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:328 %sub_i83_44 = dsub i64 %bitcast_ln325_108, i64 %mul_i82_44

]]></Node>
<StgValue><ssdm name="sub_i83_44"/></StgValue>
</operation>

<operation id="1049" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:335 %sub_i83_45 = dsub i64 %bitcast_ln325_110, i64 %mul_i82_45

]]></Node>
<StgValue><ssdm name="sub_i83_45"/></StgValue>
</operation>

<operation id="1050" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:342 %sub_i83_46 = dsub i64 %bitcast_ln325_112, i64 %mul_i82_46

]]></Node>
<StgValue><ssdm name="sub_i83_46"/></StgValue>
</operation>

<operation id="1051" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:349 %sub_i83_47 = dsub i64 %bitcast_ln325_114, i64 %mul_i82_47

]]></Node>
<StgValue><ssdm name="sub_i83_47"/></StgValue>
</operation>

<operation id="1052" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:356 %sub_i83_48 = dsub i64 %bitcast_ln325_116, i64 %mul_i82_48

]]></Node>
<StgValue><ssdm name="sub_i83_48"/></StgValue>
</operation>

<operation id="1053" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:363 %sub_i83_49 = dsub i64 %bitcast_ln325_118, i64 %mul_i82_49

]]></Node>
<StgValue><ssdm name="sub_i83_49"/></StgValue>
</operation>

<operation id="1054" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:370 %sub_i83_50 = dsub i64 %bitcast_ln325_120, i64 %mul_i82_50

]]></Node>
<StgValue><ssdm name="sub_i83_50"/></StgValue>
</operation>

<operation id="1055" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:377 %sub_i83_51 = dsub i64 %bitcast_ln325_122, i64 %mul_i82_51

]]></Node>
<StgValue><ssdm name="sub_i83_51"/></StgValue>
</operation>

<operation id="1056" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:384 %sub_i83_52 = dsub i64 %bitcast_ln325_124, i64 %mul_i82_52

]]></Node>
<StgValue><ssdm name="sub_i83_52"/></StgValue>
</operation>

<operation id="1057" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:391 %sub_i83_53 = dsub i64 %bitcast_ln325_126, i64 %mul_i82_53

]]></Node>
<StgValue><ssdm name="sub_i83_53"/></StgValue>
</operation>

<operation id="1058" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:398 %sub_i83_54 = dsub i64 %bitcast_ln325_128, i64 %mul_i82_54

]]></Node>
<StgValue><ssdm name="sub_i83_54"/></StgValue>
</operation>

<operation id="1059" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:405 %sub_i83_55 = dsub i64 %bitcast_ln325_129, i64 %mul_i82_55

]]></Node>
<StgValue><ssdm name="sub_i83_55"/></StgValue>
</operation>

<operation id="1060" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:412 %sub_i83_56 = dsub i64 %bitcast_ln325_131, i64 %mul_i82_56

]]></Node>
<StgValue><ssdm name="sub_i83_56"/></StgValue>
</operation>

<operation id="1061" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:419 %sub_i83_57 = dsub i64 %bitcast_ln325_133, i64 %mul_i82_57

]]></Node>
<StgValue><ssdm name="sub_i83_57"/></StgValue>
</operation>

<operation id="1062" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:426 %sub_i83_58 = dsub i64 %bitcast_ln325_135, i64 %mul_i82_58

]]></Node>
<StgValue><ssdm name="sub_i83_58"/></StgValue>
</operation>

<operation id="1063" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:433 %sub_i83_59 = dsub i64 %bitcast_ln325_137, i64 %mul_i82_59

]]></Node>
<StgValue><ssdm name="sub_i83_59"/></StgValue>
</operation>

<operation id="1064" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:440 %sub_i83_60 = dsub i64 %bitcast_ln325_139, i64 %mul_i82_60

]]></Node>
<StgValue><ssdm name="sub_i83_60"/></StgValue>
</operation>

<operation id="1065" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:447 %sub_i83_61 = dsub i64 %bitcast_ln325_141, i64 %mul_i82_61

]]></Node>
<StgValue><ssdm name="sub_i83_61"/></StgValue>
</operation>

<operation id="1066" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:454 %sub_i83_62 = dsub i64 %bitcast_ln325_143, i64 %mul_i82_62

]]></Node>
<StgValue><ssdm name="sub_i83_62"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="1067" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:321 %sub_i83_43 = dsub i64 %bitcast_ln325_106, i64 %mul_i82_43

]]></Node>
<StgValue><ssdm name="sub_i83_43"/></StgValue>
</operation>

<operation id="1068" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:328 %sub_i83_44 = dsub i64 %bitcast_ln325_108, i64 %mul_i82_44

]]></Node>
<StgValue><ssdm name="sub_i83_44"/></StgValue>
</operation>

<operation id="1069" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:335 %sub_i83_45 = dsub i64 %bitcast_ln325_110, i64 %mul_i82_45

]]></Node>
<StgValue><ssdm name="sub_i83_45"/></StgValue>
</operation>

<operation id="1070" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:342 %sub_i83_46 = dsub i64 %bitcast_ln325_112, i64 %mul_i82_46

]]></Node>
<StgValue><ssdm name="sub_i83_46"/></StgValue>
</operation>

<operation id="1071" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:349 %sub_i83_47 = dsub i64 %bitcast_ln325_114, i64 %mul_i82_47

]]></Node>
<StgValue><ssdm name="sub_i83_47"/></StgValue>
</operation>

<operation id="1072" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:356 %sub_i83_48 = dsub i64 %bitcast_ln325_116, i64 %mul_i82_48

]]></Node>
<StgValue><ssdm name="sub_i83_48"/></StgValue>
</operation>

<operation id="1073" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:363 %sub_i83_49 = dsub i64 %bitcast_ln325_118, i64 %mul_i82_49

]]></Node>
<StgValue><ssdm name="sub_i83_49"/></StgValue>
</operation>

<operation id="1074" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:370 %sub_i83_50 = dsub i64 %bitcast_ln325_120, i64 %mul_i82_50

]]></Node>
<StgValue><ssdm name="sub_i83_50"/></StgValue>
</operation>

<operation id="1075" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:377 %sub_i83_51 = dsub i64 %bitcast_ln325_122, i64 %mul_i82_51

]]></Node>
<StgValue><ssdm name="sub_i83_51"/></StgValue>
</operation>

<operation id="1076" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:384 %sub_i83_52 = dsub i64 %bitcast_ln325_124, i64 %mul_i82_52

]]></Node>
<StgValue><ssdm name="sub_i83_52"/></StgValue>
</operation>

<operation id="1077" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:391 %sub_i83_53 = dsub i64 %bitcast_ln325_126, i64 %mul_i82_53

]]></Node>
<StgValue><ssdm name="sub_i83_53"/></StgValue>
</operation>

<operation id="1078" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:398 %sub_i83_54 = dsub i64 %bitcast_ln325_128, i64 %mul_i82_54

]]></Node>
<StgValue><ssdm name="sub_i83_54"/></StgValue>
</operation>

<operation id="1079" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:405 %sub_i83_55 = dsub i64 %bitcast_ln325_129, i64 %mul_i82_55

]]></Node>
<StgValue><ssdm name="sub_i83_55"/></StgValue>
</operation>

<operation id="1080" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:412 %sub_i83_56 = dsub i64 %bitcast_ln325_131, i64 %mul_i82_56

]]></Node>
<StgValue><ssdm name="sub_i83_56"/></StgValue>
</operation>

<operation id="1081" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:419 %sub_i83_57 = dsub i64 %bitcast_ln325_133, i64 %mul_i82_57

]]></Node>
<StgValue><ssdm name="sub_i83_57"/></StgValue>
</operation>

<operation id="1082" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:426 %sub_i83_58 = dsub i64 %bitcast_ln325_135, i64 %mul_i82_58

]]></Node>
<StgValue><ssdm name="sub_i83_58"/></StgValue>
</operation>

<operation id="1083" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:433 %sub_i83_59 = dsub i64 %bitcast_ln325_137, i64 %mul_i82_59

]]></Node>
<StgValue><ssdm name="sub_i83_59"/></StgValue>
</operation>

<operation id="1084" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:440 %sub_i83_60 = dsub i64 %bitcast_ln325_139, i64 %mul_i82_60

]]></Node>
<StgValue><ssdm name="sub_i83_60"/></StgValue>
</operation>

<operation id="1085" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:447 %sub_i83_61 = dsub i64 %bitcast_ln325_141, i64 %mul_i82_61

]]></Node>
<StgValue><ssdm name="sub_i83_61"/></StgValue>
</operation>

<operation id="1086" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:454 %sub_i83_62 = dsub i64 %bitcast_ln325_143, i64 %mul_i82_62

]]></Node>
<StgValue><ssdm name="sub_i83_62"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="1087" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:398 %sub_i83_54 = dsub i64 %bitcast_ln325_128, i64 %mul_i82_54

]]></Node>
<StgValue><ssdm name="sub_i83_54"/></StgValue>
</operation>

<operation id="1088" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:405 %sub_i83_55 = dsub i64 %bitcast_ln325_129, i64 %mul_i82_55

]]></Node>
<StgValue><ssdm name="sub_i83_55"/></StgValue>
</operation>

<operation id="1089" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:412 %sub_i83_56 = dsub i64 %bitcast_ln325_131, i64 %mul_i82_56

]]></Node>
<StgValue><ssdm name="sub_i83_56"/></StgValue>
</operation>

<operation id="1090" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:419 %sub_i83_57 = dsub i64 %bitcast_ln325_133, i64 %mul_i82_57

]]></Node>
<StgValue><ssdm name="sub_i83_57"/></StgValue>
</operation>

<operation id="1091" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:426 %sub_i83_58 = dsub i64 %bitcast_ln325_135, i64 %mul_i82_58

]]></Node>
<StgValue><ssdm name="sub_i83_58"/></StgValue>
</operation>

<operation id="1092" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:433 %sub_i83_59 = dsub i64 %bitcast_ln325_137, i64 %mul_i82_59

]]></Node>
<StgValue><ssdm name="sub_i83_59"/></StgValue>
</operation>

<operation id="1093" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:440 %sub_i83_60 = dsub i64 %bitcast_ln325_139, i64 %mul_i82_60

]]></Node>
<StgValue><ssdm name="sub_i83_60"/></StgValue>
</operation>

<operation id="1094" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:447 %sub_i83_61 = dsub i64 %bitcast_ln325_141, i64 %mul_i82_61

]]></Node>
<StgValue><ssdm name="sub_i83_61"/></StgValue>
</operation>

<operation id="1095" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:454 %sub_i83_62 = dsub i64 %bitcast_ln325_143, i64 %mul_i82_62

]]></Node>
<StgValue><ssdm name="sub_i83_62"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="1096" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i76.split:3 %specpipeline_ln323 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln323"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:4 %speclooptripcount_ln323 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln323"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i76.split:5 %specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln323"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:14 %bitcast_ln325_19 = bitcast i64 %sub_i2

]]></Node>
<StgValue><ssdm name="bitcast_ln325_19"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:21 %bitcast_ln325_21 = bitcast i64 %sub_i83_1

]]></Node>
<StgValue><ssdm name="bitcast_ln325_21"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:28 %bitcast_ln325_23 = bitcast i64 %sub_i83_2

]]></Node>
<StgValue><ssdm name="bitcast_ln325_23"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:35 %bitcast_ln325_25 = bitcast i64 %sub_i83_3

]]></Node>
<StgValue><ssdm name="bitcast_ln325_25"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:42 %bitcast_ln325_27 = bitcast i64 %sub_i83_4

]]></Node>
<StgValue><ssdm name="bitcast_ln325_27"/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:49 %bitcast_ln325_29 = bitcast i64 %sub_i83_5

]]></Node>
<StgValue><ssdm name="bitcast_ln325_29"/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:56 %bitcast_ln325_31 = bitcast i64 %sub_i83_6

]]></Node>
<StgValue><ssdm name="bitcast_ln325_31"/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:63 %bitcast_ln325_33 = bitcast i64 %sub_i83_7

]]></Node>
<StgValue><ssdm name="bitcast_ln325_33"/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:70 %bitcast_ln325_35 = bitcast i64 %sub_i83_8

]]></Node>
<StgValue><ssdm name="bitcast_ln325_35"/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:77 %bitcast_ln325_37 = bitcast i64 %sub_i83_9

]]></Node>
<StgValue><ssdm name="bitcast_ln325_37"/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:84 %bitcast_ln325_39 = bitcast i64 %sub_i83_s

]]></Node>
<StgValue><ssdm name="bitcast_ln325_39"/></StgValue>
</operation>

<operation id="1110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:91 %bitcast_ln325_41 = bitcast i64 %sub_i83_10

]]></Node>
<StgValue><ssdm name="bitcast_ln325_41"/></StgValue>
</operation>

<operation id="1111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:98 %bitcast_ln325_43 = bitcast i64 %sub_i83_11

]]></Node>
<StgValue><ssdm name="bitcast_ln325_43"/></StgValue>
</operation>

<operation id="1112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:105 %bitcast_ln325_45 = bitcast i64 %sub_i83_12

]]></Node>
<StgValue><ssdm name="bitcast_ln325_45"/></StgValue>
</operation>

<operation id="1113" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:112 %bitcast_ln325_47 = bitcast i64 %sub_i83_13

]]></Node>
<StgValue><ssdm name="bitcast_ln325_47"/></StgValue>
</operation>

<operation id="1114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:119 %bitcast_ln325_49 = bitcast i64 %sub_i83_14

]]></Node>
<StgValue><ssdm name="bitcast_ln325_49"/></StgValue>
</operation>

<operation id="1115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:126 %bitcast_ln325_51 = bitcast i64 %sub_i83_15

]]></Node>
<StgValue><ssdm name="bitcast_ln325_51"/></StgValue>
</operation>

<operation id="1116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:133 %bitcast_ln325_53 = bitcast i64 %sub_i83_16

]]></Node>
<StgValue><ssdm name="bitcast_ln325_53"/></StgValue>
</operation>

<operation id="1117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:140 %bitcast_ln325_55 = bitcast i64 %sub_i83_17

]]></Node>
<StgValue><ssdm name="bitcast_ln325_55"/></StgValue>
</operation>

<operation id="1118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:147 %bitcast_ln325_57 = bitcast i64 %sub_i83_18

]]></Node>
<StgValue><ssdm name="bitcast_ln325_57"/></StgValue>
</operation>

<operation id="1119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:154 %bitcast_ln325_59 = bitcast i64 %sub_i83_19

]]></Node>
<StgValue><ssdm name="bitcast_ln325_59"/></StgValue>
</operation>

<operation id="1120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:161 %bitcast_ln325_61 = bitcast i64 %sub_i83_20

]]></Node>
<StgValue><ssdm name="bitcast_ln325_61"/></StgValue>
</operation>

<operation id="1121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:168 %bitcast_ln325_63 = bitcast i64 %sub_i83_21

]]></Node>
<StgValue><ssdm name="bitcast_ln325_63"/></StgValue>
</operation>

<operation id="1122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:175 %bitcast_ln325_65 = bitcast i64 %sub_i83_22

]]></Node>
<StgValue><ssdm name="bitcast_ln325_65"/></StgValue>
</operation>

<operation id="1123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:182 %bitcast_ln325_67 = bitcast i64 %sub_i83_23

]]></Node>
<StgValue><ssdm name="bitcast_ln325_67"/></StgValue>
</operation>

<operation id="1124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:189 %bitcast_ln325_69 = bitcast i64 %sub_i83_24

]]></Node>
<StgValue><ssdm name="bitcast_ln325_69"/></StgValue>
</operation>

<operation id="1125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:196 %bitcast_ln325_71 = bitcast i64 %sub_i83_25

]]></Node>
<StgValue><ssdm name="bitcast_ln325_71"/></StgValue>
</operation>

<operation id="1126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:203 %bitcast_ln325_73 = bitcast i64 %sub_i83_26

]]></Node>
<StgValue><ssdm name="bitcast_ln325_73"/></StgValue>
</operation>

<operation id="1127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:210 %bitcast_ln325_75 = bitcast i64 %sub_i83_27

]]></Node>
<StgValue><ssdm name="bitcast_ln325_75"/></StgValue>
</operation>

<operation id="1128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:217 %bitcast_ln325_77 = bitcast i64 %sub_i83_28

]]></Node>
<StgValue><ssdm name="bitcast_ln325_77"/></StgValue>
</operation>

<operation id="1129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:224 %bitcast_ln325_79 = bitcast i64 %sub_i83_29

]]></Node>
<StgValue><ssdm name="bitcast_ln325_79"/></StgValue>
</operation>

<operation id="1130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:231 %bitcast_ln325_81 = bitcast i64 %sub_i83_30

]]></Node>
<StgValue><ssdm name="bitcast_ln325_81"/></StgValue>
</operation>

<operation id="1131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:238 %bitcast_ln325_83 = bitcast i64 %sub_i83_31

]]></Node>
<StgValue><ssdm name="bitcast_ln325_83"/></StgValue>
</operation>

<operation id="1132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:245 %bitcast_ln325_85 = bitcast i64 %sub_i83_32

]]></Node>
<StgValue><ssdm name="bitcast_ln325_85"/></StgValue>
</operation>

<operation id="1133" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:252 %bitcast_ln325_87 = bitcast i64 %sub_i83_33

]]></Node>
<StgValue><ssdm name="bitcast_ln325_87"/></StgValue>
</operation>

<operation id="1134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:259 %bitcast_ln325_89 = bitcast i64 %sub_i83_34

]]></Node>
<StgValue><ssdm name="bitcast_ln325_89"/></StgValue>
</operation>

<operation id="1135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:266 %bitcast_ln325_91 = bitcast i64 %sub_i83_35

]]></Node>
<StgValue><ssdm name="bitcast_ln325_91"/></StgValue>
</operation>

<operation id="1136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:273 %bitcast_ln325_93 = bitcast i64 %sub_i83_36

]]></Node>
<StgValue><ssdm name="bitcast_ln325_93"/></StgValue>
</operation>

<operation id="1137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:280 %bitcast_ln325_95 = bitcast i64 %sub_i83_37

]]></Node>
<StgValue><ssdm name="bitcast_ln325_95"/></StgValue>
</operation>

<operation id="1138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:287 %bitcast_ln325_97 = bitcast i64 %sub_i83_38

]]></Node>
<StgValue><ssdm name="bitcast_ln325_97"/></StgValue>
</operation>

<operation id="1139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:294 %bitcast_ln325_99 = bitcast i64 %sub_i83_39

]]></Node>
<StgValue><ssdm name="bitcast_ln325_99"/></StgValue>
</operation>

<operation id="1140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:301 %bitcast_ln325_101 = bitcast i64 %sub_i83_40

]]></Node>
<StgValue><ssdm name="bitcast_ln325_101"/></StgValue>
</operation>

<operation id="1141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:308 %bitcast_ln325_103 = bitcast i64 %sub_i83_41

]]></Node>
<StgValue><ssdm name="bitcast_ln325_103"/></StgValue>
</operation>

<operation id="1142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:315 %bitcast_ln325_105 = bitcast i64 %sub_i83_42

]]></Node>
<StgValue><ssdm name="bitcast_ln325_105"/></StgValue>
</operation>

<operation id="1143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:322 %bitcast_ln325_107 = bitcast i64 %sub_i83_43

]]></Node>
<StgValue><ssdm name="bitcast_ln325_107"/></StgValue>
</operation>

<operation id="1144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:329 %bitcast_ln325_109 = bitcast i64 %sub_i83_44

]]></Node>
<StgValue><ssdm name="bitcast_ln325_109"/></StgValue>
</operation>

<operation id="1145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:336 %bitcast_ln325_111 = bitcast i64 %sub_i83_45

]]></Node>
<StgValue><ssdm name="bitcast_ln325_111"/></StgValue>
</operation>

<operation id="1146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:343 %bitcast_ln325_113 = bitcast i64 %sub_i83_46

]]></Node>
<StgValue><ssdm name="bitcast_ln325_113"/></StgValue>
</operation>

<operation id="1147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:350 %bitcast_ln325_115 = bitcast i64 %sub_i83_47

]]></Node>
<StgValue><ssdm name="bitcast_ln325_115"/></StgValue>
</operation>

<operation id="1148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:357 %bitcast_ln325_117 = bitcast i64 %sub_i83_48

]]></Node>
<StgValue><ssdm name="bitcast_ln325_117"/></StgValue>
</operation>

<operation id="1149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:364 %bitcast_ln325_119 = bitcast i64 %sub_i83_49

]]></Node>
<StgValue><ssdm name="bitcast_ln325_119"/></StgValue>
</operation>

<operation id="1150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:371 %bitcast_ln325_121 = bitcast i64 %sub_i83_50

]]></Node>
<StgValue><ssdm name="bitcast_ln325_121"/></StgValue>
</operation>

<operation id="1151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:378 %bitcast_ln325_123 = bitcast i64 %sub_i83_51

]]></Node>
<StgValue><ssdm name="bitcast_ln325_123"/></StgValue>
</operation>

<operation id="1152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:385 %bitcast_ln325_125 = bitcast i64 %sub_i83_52

]]></Node>
<StgValue><ssdm name="bitcast_ln325_125"/></StgValue>
</operation>

<operation id="1153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:392 %bitcast_ln325_127 = bitcast i64 %sub_i83_53

]]></Node>
<StgValue><ssdm name="bitcast_ln325_127"/></StgValue>
</operation>

<operation id="1154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:399 %bitcast_ln325 = bitcast i64 %sub_i83_54

]]></Node>
<StgValue><ssdm name="bitcast_ln325"/></StgValue>
</operation>

<operation id="1155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:406 %bitcast_ln325_130 = bitcast i64 %sub_i83_55

]]></Node>
<StgValue><ssdm name="bitcast_ln325_130"/></StgValue>
</operation>

<operation id="1156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:413 %bitcast_ln325_132 = bitcast i64 %sub_i83_56

]]></Node>
<StgValue><ssdm name="bitcast_ln325_132"/></StgValue>
</operation>

<operation id="1157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:420 %bitcast_ln325_134 = bitcast i64 %sub_i83_57

]]></Node>
<StgValue><ssdm name="bitcast_ln325_134"/></StgValue>
</operation>

<operation id="1158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:427 %bitcast_ln325_136 = bitcast i64 %sub_i83_58

]]></Node>
<StgValue><ssdm name="bitcast_ln325_136"/></StgValue>
</operation>

<operation id="1159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:434 %bitcast_ln325_138 = bitcast i64 %sub_i83_59

]]></Node>
<StgValue><ssdm name="bitcast_ln325_138"/></StgValue>
</operation>

<operation id="1160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:441 %bitcast_ln325_140 = bitcast i64 %sub_i83_60

]]></Node>
<StgValue><ssdm name="bitcast_ln325_140"/></StgValue>
</operation>

<operation id="1161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:448 %bitcast_ln325_142 = bitcast i64 %sub_i83_61

]]></Node>
<StgValue><ssdm name="bitcast_ln325_142"/></StgValue>
</operation>

<operation id="1162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:455 %bitcast_ln325_144 = bitcast i64 %sub_i83_62

]]></Node>
<StgValue><ssdm name="bitcast_ln325_144"/></StgValue>
</operation>

<operation id="1163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="4096" op_0_bw="4096" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i76.split:456 %or_ln325_s = bitconcatenate i4096 @_ssdm_op_BitConcatenate.i4096.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln325_144, i64 %bitcast_ln325_142, i64 %bitcast_ln325_140, i64 %bitcast_ln325_138, i64 %bitcast_ln325_136, i64 %bitcast_ln325_134, i64 %bitcast_ln325_132, i64 %bitcast_ln325_130, i64 %bitcast_ln325, i64 %bitcast_ln325_127, i64 %bitcast_ln325_125, i64 %bitcast_ln325_123, i64 %bitcast_ln325_121, i64 %bitcast_ln325_119, i64 %bitcast_ln325_117, i64 %bitcast_ln325_115, i64 %bitcast_ln325_113, i64 %bitcast_ln325_111, i64 %bitcast_ln325_109, i64 %bitcast_ln325_107, i64 %bitcast_ln325_105, i64 %bitcast_ln325_103, i64 %bitcast_ln325_101, i64 %bitcast_ln325_99, i64 %bitcast_ln325_97, i64 %bitcast_ln325_95, i64 %bitcast_ln325_93, i64 %bitcast_ln325_91, i64 %bitcast_ln325_89, i64 %bitcast_ln325_87, i64 %bitcast_ln325_85, i64 %bitcast_ln325_83, i64 %bitcast_ln325_81, i64 %bitcast_ln325_79, i64 %bitcast_ln325_77, i64 %bitcast_ln325_75, i64 %bitcast_ln325_73, i64 %bitcast_ln325_71, i64 %bitcast_ln325_69, i64 %bitcast_ln325_67, i64 %bitcast_ln325_65, i64 %bitcast_ln325_63, i64 %bitcast_ln325_61, i64 %bitcast_ln325_59, i64 %bitcast_ln325_57, i64 %bitcast_ln325_55, i64 %bitcast_ln325_53, i64 %bitcast_ln325_51, i64 %bitcast_ln325_49, i64 %bitcast_ln325_47, i64 %bitcast_ln325_45, i64 %bitcast_ln325_43, i64 %bitcast_ln325_41, i64 %bitcast_ln325_39, i64 %bitcast_ln325_37, i64 %bitcast_ln325_35, i64 %bitcast_ln325_33, i64 %bitcast_ln325_31, i64 %bitcast_ln325_29, i64 %bitcast_ln325_27, i64 %bitcast_ln325_25, i64 %bitcast_ln325_23, i64 %bitcast_ln325_21, i64 %bitcast_ln325_19

]]></Node>
<StgValue><ssdm name="or_ln325_s"/></StgValue>
</operation>

<operation id="1164" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="4096" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i76.split:457 %store_ln325 = store i4096 %or_ln325_s, i3 %weights_l1_addr

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="1165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i76.split:475 %br_ln323 = br void %VITIS_LOOP_324_2.i76

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
