{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729519108310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729519108310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 21:58:28 2024 " "Processing started: Mon Oct 21 21:58:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729519108310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729519108310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP2 -c FPGA_EXP2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP2 -c FPGA_EXP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729519108310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1729519108791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp2.v 3 3 " "Found 3 design units, including 3 entities, in source file fpga_exp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP2 " "Found entity 1: FPGA_EXP2" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729519108882 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_decoder " "Found entity 2: LED_decoder" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729519108882 ""} { "Info" "ISGN_ENTITY_NAME" "3 div50MHZ " "Found entity 3: div50MHZ" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729519108882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729519108882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP2 " "Elaborating entity \"FPGA_EXP2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729519108953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div50MHZ div50MHZ:div1 " "Elaborating entity \"div50MHZ\" for hierarchy \"div50MHZ:div1\"" {  } { { "FPGA_EXP2.v" "div1" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729519108974 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt FPGA_EXP2.v(134) " "Verilog HDL Always Construct warning at FPGA_EXP2.v(134): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clkout FPGA_EXP2.v(134) " "Verilog HDL Always Construct warning at FPGA_EXP2.v(134): inferring latch(es) for variable \"clkout\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkout FPGA_EXP2.v(134) " "Inferred latch for \"clkout\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[0\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[1\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[2\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[3\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[4\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[4\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[5\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[5\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[6\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[6\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[7\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[7\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[8\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[8\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[9\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[9\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[10\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[10\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[11\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[11\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[12\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[12\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[13\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[13\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[14\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[14\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[15\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[15\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[16\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[16\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[17\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[17\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[18\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[18\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[19\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[19\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[20\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[20\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[21\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[21\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[22\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[22\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[23\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[23\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[24\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[24\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[25\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[25\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[26\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[26\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[27\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[27\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[28\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[28\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[29\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[29\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[30\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[30\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[31\] FPGA_EXP2.v(134) " "Inferred latch for \"cnt\[31\]\" at FPGA_EXP2.v(134)" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729519108994 "|FPGA_EXP2|div50MHZ:div1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_decoder LED_decoder:decoder1 " "Elaborating entity \"LED_decoder\" for hierarchy \"LED_decoder:decoder1\"" {  } { { "FPGA_EXP2.v" "decoder1" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729519108994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|clkout " "Latch div50MHZ:div1\|clkout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[28\] " "Latch div50MHZ:div1\|cnt\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[29\] " "Latch div50MHZ:div1\|cnt\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[30\] " "Latch div50MHZ:div1\|cnt\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[31\] " "Latch div50MHZ:div1\|cnt\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[15\] " "Latch div50MHZ:div1\|cnt\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[16\] " "Latch div50MHZ:div1\|cnt\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[17\] " "Latch div50MHZ:div1\|cnt\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[18\] " "Latch div50MHZ:div1\|cnt\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[19\] " "Latch div50MHZ:div1\|cnt\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[20\] " "Latch div50MHZ:div1\|cnt\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[21\] " "Latch div50MHZ:div1\|cnt\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[22\] " "Latch div50MHZ:div1\|cnt\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[23\] " "Latch div50MHZ:div1\|cnt\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[24\] " "Latch div50MHZ:div1\|cnt\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[25\] " "Latch div50MHZ:div1\|cnt\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[26\] " "Latch div50MHZ:div1\|cnt\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[27\] " "Latch div50MHZ:div1\|cnt\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[13\] " "Latch div50MHZ:div1\|cnt\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[14\] " "Latch div50MHZ:div1\|cnt\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[9\] " "Latch div50MHZ:div1\|cnt\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[10\] " "Latch div50MHZ:div1\|cnt\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[11\] " "Latch div50MHZ:div1\|cnt\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[12\] " "Latch div50MHZ:div1\|cnt\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[7\] " "Latch div50MHZ:div1\|cnt\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[8\] " "Latch div50MHZ:div1\|cnt\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[6\] " "Latch div50MHZ:div1\|cnt\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[5\] " "Latch div50MHZ:div1\|cnt\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[3\] " "Latch div50MHZ:div1\|cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[4\] " "Latch div50MHZ:div1\|cnt\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[2\] " "Latch div50MHZ:div1\|cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[1\] " "Latch div50MHZ:div1\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div50MHZ:div1\|cnt\[0\] " "Latch div50MHZ:div1\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729519109665 ""}  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729519109665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DP GND " "Pin \"DP\" is stuck at GND" {  } { { "FPGA_EXP2.v" "" { Text "D:/Codes/quartusII/FPGA_EXP2/FPGA_EXP2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729519109740 "|FPGA_EXP2|DP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1729519109740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1729519109871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729519110321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729519110321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729519110545 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729519110545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729519110545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729519110545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729519110577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 21:58:30 2024 " "Processing ended: Mon Oct 21 21:58:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729519110577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729519110577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729519110577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729519110577 ""}
