#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21b88b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21b8a40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x21ab2d0 .functor NOT 1, L_0x22077a0, C4<0>, C4<0>, C4<0>;
L_0x2207580 .functor XOR 2, L_0x2207420, L_0x22074e0, C4<00>, C4<00>;
L_0x2207690 .functor XOR 2, L_0x2207580, L_0x22075f0, C4<00>, C4<00>;
v0x2202c10_0 .net *"_ivl_10", 1 0, L_0x22075f0;  1 drivers
v0x2202d10_0 .net *"_ivl_12", 1 0, L_0x2207690;  1 drivers
v0x2202df0_0 .net *"_ivl_2", 1 0, L_0x2205fd0;  1 drivers
v0x2202eb0_0 .net *"_ivl_4", 1 0, L_0x2207420;  1 drivers
v0x2202f90_0 .net *"_ivl_6", 1 0, L_0x22074e0;  1 drivers
v0x22030c0_0 .net *"_ivl_8", 1 0, L_0x2207580;  1 drivers
v0x22031a0_0 .net "a", 0 0, v0x21ffaa0_0;  1 drivers
v0x2203240_0 .net "b", 0 0, v0x21ffb40_0;  1 drivers
v0x22032e0_0 .net "c", 0 0, v0x21ffbe0_0;  1 drivers
v0x2203380_0 .var "clk", 0 0;
v0x2203420_0 .net "d", 0 0, v0x21ffd20_0;  1 drivers
v0x22034c0_0 .net "out_pos_dut", 0 0, L_0x2207180;  1 drivers
v0x2203560_0 .net "out_pos_ref", 0 0, L_0x2204a90;  1 drivers
v0x2203600_0 .net "out_sop_dut", 0 0, L_0x22059f0;  1 drivers
v0x22036a0_0 .net "out_sop_ref", 0 0, L_0x21da250;  1 drivers
v0x2203740_0 .var/2u "stats1", 223 0;
v0x22037e0_0 .var/2u "strobe", 0 0;
v0x2203880_0 .net "tb_match", 0 0, L_0x22077a0;  1 drivers
v0x2203950_0 .net "tb_mismatch", 0 0, L_0x21ab2d0;  1 drivers
v0x22039f0_0 .net "wavedrom_enable", 0 0, v0x21ffff0_0;  1 drivers
v0x2203ac0_0 .net "wavedrom_title", 511 0, v0x2200090_0;  1 drivers
L_0x2205fd0 .concat [ 1 1 0 0], L_0x2204a90, L_0x21da250;
L_0x2207420 .concat [ 1 1 0 0], L_0x2204a90, L_0x21da250;
L_0x22074e0 .concat [ 1 1 0 0], L_0x2207180, L_0x22059f0;
L_0x22075f0 .concat [ 1 1 0 0], L_0x2204a90, L_0x21da250;
L_0x22077a0 .cmp/eeq 2, L_0x2205fd0, L_0x2207690;
S_0x21b8bd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x21b8a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21ab6b0 .functor AND 1, v0x21ffbe0_0, v0x21ffd20_0, C4<1>, C4<1>;
L_0x21aba90 .functor NOT 1, v0x21ffaa0_0, C4<0>, C4<0>, C4<0>;
L_0x21abe70 .functor NOT 1, v0x21ffb40_0, C4<0>, C4<0>, C4<0>;
L_0x21ac0f0 .functor AND 1, L_0x21aba90, L_0x21abe70, C4<1>, C4<1>;
L_0x21c3440 .functor AND 1, L_0x21ac0f0, v0x21ffbe0_0, C4<1>, C4<1>;
L_0x21da250 .functor OR 1, L_0x21ab6b0, L_0x21c3440, C4<0>, C4<0>;
L_0x2203f10 .functor NOT 1, v0x21ffb40_0, C4<0>, C4<0>, C4<0>;
L_0x2203f80 .functor OR 1, L_0x2203f10, v0x21ffd20_0, C4<0>, C4<0>;
L_0x2204090 .functor AND 1, v0x21ffbe0_0, L_0x2203f80, C4<1>, C4<1>;
L_0x2204150 .functor NOT 1, v0x21ffaa0_0, C4<0>, C4<0>, C4<0>;
L_0x2204220 .functor OR 1, L_0x2204150, v0x21ffb40_0, C4<0>, C4<0>;
L_0x2204290 .functor AND 1, L_0x2204090, L_0x2204220, C4<1>, C4<1>;
L_0x2204410 .functor NOT 1, v0x21ffb40_0, C4<0>, C4<0>, C4<0>;
L_0x2204480 .functor OR 1, L_0x2204410, v0x21ffd20_0, C4<0>, C4<0>;
L_0x22043a0 .functor AND 1, v0x21ffbe0_0, L_0x2204480, C4<1>, C4<1>;
L_0x2204610 .functor NOT 1, v0x21ffaa0_0, C4<0>, C4<0>, C4<0>;
L_0x2204710 .functor OR 1, L_0x2204610, v0x21ffd20_0, C4<0>, C4<0>;
L_0x22047d0 .functor AND 1, L_0x22043a0, L_0x2204710, C4<1>, C4<1>;
L_0x2204980 .functor XNOR 1, L_0x2204290, L_0x22047d0, C4<0>, C4<0>;
v0x21aac00_0 .net *"_ivl_0", 0 0, L_0x21ab6b0;  1 drivers
v0x21ab000_0 .net *"_ivl_12", 0 0, L_0x2203f10;  1 drivers
v0x21ab3e0_0 .net *"_ivl_14", 0 0, L_0x2203f80;  1 drivers
v0x21ab7c0_0 .net *"_ivl_16", 0 0, L_0x2204090;  1 drivers
v0x21abba0_0 .net *"_ivl_18", 0 0, L_0x2204150;  1 drivers
v0x21abf80_0 .net *"_ivl_2", 0 0, L_0x21aba90;  1 drivers
v0x21ac200_0 .net *"_ivl_20", 0 0, L_0x2204220;  1 drivers
v0x21fe010_0 .net *"_ivl_24", 0 0, L_0x2204410;  1 drivers
v0x21fe0f0_0 .net *"_ivl_26", 0 0, L_0x2204480;  1 drivers
v0x21fe1d0_0 .net *"_ivl_28", 0 0, L_0x22043a0;  1 drivers
v0x21fe2b0_0 .net *"_ivl_30", 0 0, L_0x2204610;  1 drivers
v0x21fe390_0 .net *"_ivl_32", 0 0, L_0x2204710;  1 drivers
v0x21fe470_0 .net *"_ivl_36", 0 0, L_0x2204980;  1 drivers
L_0x7f0e7a5e9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21fe530_0 .net *"_ivl_38", 0 0, L_0x7f0e7a5e9018;  1 drivers
v0x21fe610_0 .net *"_ivl_4", 0 0, L_0x21abe70;  1 drivers
v0x21fe6f0_0 .net *"_ivl_6", 0 0, L_0x21ac0f0;  1 drivers
v0x21fe7d0_0 .net *"_ivl_8", 0 0, L_0x21c3440;  1 drivers
v0x21fe8b0_0 .net "a", 0 0, v0x21ffaa0_0;  alias, 1 drivers
v0x21fe970_0 .net "b", 0 0, v0x21ffb40_0;  alias, 1 drivers
v0x21fea30_0 .net "c", 0 0, v0x21ffbe0_0;  alias, 1 drivers
v0x21feaf0_0 .net "d", 0 0, v0x21ffd20_0;  alias, 1 drivers
v0x21febb0_0 .net "out_pos", 0 0, L_0x2204a90;  alias, 1 drivers
v0x21fec70_0 .net "out_sop", 0 0, L_0x21da250;  alias, 1 drivers
v0x21fed30_0 .net "pos0", 0 0, L_0x2204290;  1 drivers
v0x21fedf0_0 .net "pos1", 0 0, L_0x22047d0;  1 drivers
L_0x2204a90 .functor MUXZ 1, L_0x7f0e7a5e9018, L_0x2204290, L_0x2204980, C4<>;
S_0x21fef70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x21b8a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21ffaa0_0 .var "a", 0 0;
v0x21ffb40_0 .var "b", 0 0;
v0x21ffbe0_0 .var "c", 0 0;
v0x21ffc80_0 .net "clk", 0 0, v0x2203380_0;  1 drivers
v0x21ffd20_0 .var "d", 0 0;
v0x21ffe10_0 .var/2u "fail", 0 0;
v0x21ffeb0_0 .var/2u "fail1", 0 0;
v0x21fff50_0 .net "tb_match", 0 0, L_0x22077a0;  alias, 1 drivers
v0x21ffff0_0 .var "wavedrom_enable", 0 0;
v0x2200090_0 .var "wavedrom_title", 511 0;
E_0x21b7220/0 .event negedge, v0x21ffc80_0;
E_0x21b7220/1 .event posedge, v0x21ffc80_0;
E_0x21b7220 .event/or E_0x21b7220/0, E_0x21b7220/1;
S_0x21ff2a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21fef70;
 .timescale -12 -12;
v0x21ff4e0_0 .var/2s "i", 31 0;
E_0x21b70c0 .event posedge, v0x21ffc80_0;
S_0x21ff5e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21fef70;
 .timescale -12 -12;
v0x21ff7e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21ff8c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21fef70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2200270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x21b8a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2204c40 .functor NOT 1, v0x21ffaa0_0, C4<0>, C4<0>, C4<0>;
L_0x2204cd0 .functor NOT 1, v0x21ffb40_0, C4<0>, C4<0>, C4<0>;
L_0x2204e70 .functor AND 1, L_0x2204c40, L_0x2204cd0, C4<1>, C4<1>;
L_0x2204f80 .functor AND 1, L_0x2204e70, v0x21ffbe0_0, C4<1>, C4<1>;
L_0x2205180 .functor AND 1, L_0x2204f80, v0x21ffd20_0, C4<1>, C4<1>;
L_0x2205350 .functor NOT 1, v0x21ffaa0_0, C4<0>, C4<0>, C4<0>;
L_0x2205510 .functor AND 1, L_0x2205350, v0x21ffb40_0, C4<1>, C4<1>;
L_0x22055d0 .functor AND 1, L_0x2205510, v0x21ffbe0_0, C4<1>, C4<1>;
L_0x22056e0 .functor NOT 1, v0x21ffd20_0, C4<0>, C4<0>, C4<0>;
L_0x2205750 .functor AND 1, L_0x22055d0, L_0x22056e0, C4<1>, C4<1>;
L_0x22058c0 .functor OR 1, L_0x2205180, L_0x2205750, C4<0>, C4<0>;
L_0x2205980 .functor AND 1, v0x21ffaa0_0, v0x21ffb40_0, C4<1>, C4<1>;
L_0x2205a60 .functor AND 1, L_0x2205980, v0x21ffbe0_0, C4<1>, C4<1>;
L_0x2205b20 .functor AND 1, L_0x2205a60, v0x21ffd20_0, C4<1>, C4<1>;
L_0x22059f0 .functor OR 1, L_0x22058c0, L_0x2205b20, C4<0>, C4<0>;
L_0x2205d50 .functor NOT 1, v0x21ffaa0_0, C4<0>, C4<0>, C4<0>;
L_0x2205e50 .functor NOT 1, v0x21ffb40_0, C4<0>, C4<0>, C4<0>;
L_0x2205ec0 .functor OR 1, L_0x2205d50, L_0x2205e50, C4<0>, C4<0>;
L_0x2206070 .functor NOT 1, v0x21ffbe0_0, C4<0>, C4<0>, C4<0>;
L_0x22060e0 .functor OR 1, L_0x2205ec0, L_0x2206070, C4<0>, C4<0>;
L_0x22062a0 .functor OR 1, L_0x22060e0, v0x21ffd20_0, C4<0>, C4<0>;
L_0x2206360 .functor NOT 1, v0x21ffaa0_0, C4<0>, C4<0>, C4<0>;
L_0x2206490 .functor OR 1, L_0x2206360, v0x21ffb40_0, C4<0>, C4<0>;
L_0x2206550 .functor NOT 1, v0x21ffbe0_0, C4<0>, C4<0>, C4<0>;
L_0x2206690 .functor OR 1, L_0x2206490, L_0x2206550, C4<0>, C4<0>;
L_0x22067a0 .functor NOT 1, v0x21ffd20_0, C4<0>, C4<0>, C4<0>;
L_0x22068f0 .functor OR 1, L_0x2206690, L_0x22067a0, C4<0>, C4<0>;
L_0x2206a00 .functor AND 1, L_0x22062a0, L_0x22068f0, C4<1>, C4<1>;
L_0x2206c00 .functor NOT 1, v0x21ffb40_0, C4<0>, C4<0>, C4<0>;
L_0x2206c70 .functor OR 1, v0x21ffaa0_0, L_0x2206c00, C4<0>, C4<0>;
L_0x2206e30 .functor NOT 1, v0x21ffbe0_0, C4<0>, C4<0>, C4<0>;
L_0x2206ea0 .functor OR 1, L_0x2206c70, L_0x2206e30, C4<0>, C4<0>;
L_0x22070c0 .functor OR 1, L_0x2206ea0, v0x21ffd20_0, C4<0>, C4<0>;
L_0x2207180 .functor AND 1, L_0x2206a00, L_0x22070c0, C4<1>, C4<1>;
v0x2200430_0 .net *"_ivl_0", 0 0, L_0x2204c40;  1 drivers
v0x2200510_0 .net *"_ivl_10", 0 0, L_0x2205350;  1 drivers
v0x22005f0_0 .net *"_ivl_12", 0 0, L_0x2205510;  1 drivers
v0x22006e0_0 .net *"_ivl_14", 0 0, L_0x22055d0;  1 drivers
v0x22007c0_0 .net *"_ivl_16", 0 0, L_0x22056e0;  1 drivers
v0x22008f0_0 .net *"_ivl_18", 0 0, L_0x2205750;  1 drivers
v0x22009d0_0 .net *"_ivl_2", 0 0, L_0x2204cd0;  1 drivers
v0x2200ab0_0 .net *"_ivl_20", 0 0, L_0x22058c0;  1 drivers
v0x2200b90_0 .net *"_ivl_22", 0 0, L_0x2205980;  1 drivers
v0x2200d00_0 .net *"_ivl_24", 0 0, L_0x2205a60;  1 drivers
v0x2200de0_0 .net *"_ivl_26", 0 0, L_0x2205b20;  1 drivers
v0x2200ec0_0 .net *"_ivl_30", 0 0, L_0x2205d50;  1 drivers
v0x2200fa0_0 .net *"_ivl_32", 0 0, L_0x2205e50;  1 drivers
v0x2201080_0 .net *"_ivl_34", 0 0, L_0x2205ec0;  1 drivers
v0x2201160_0 .net *"_ivl_36", 0 0, L_0x2206070;  1 drivers
v0x2201240_0 .net *"_ivl_38", 0 0, L_0x22060e0;  1 drivers
v0x2201320_0 .net *"_ivl_4", 0 0, L_0x2204e70;  1 drivers
v0x2201510_0 .net *"_ivl_40", 0 0, L_0x22062a0;  1 drivers
v0x22015f0_0 .net *"_ivl_42", 0 0, L_0x2206360;  1 drivers
v0x22016d0_0 .net *"_ivl_44", 0 0, L_0x2206490;  1 drivers
v0x22017b0_0 .net *"_ivl_46", 0 0, L_0x2206550;  1 drivers
v0x2201890_0 .net *"_ivl_48", 0 0, L_0x2206690;  1 drivers
v0x2201970_0 .net *"_ivl_50", 0 0, L_0x22067a0;  1 drivers
v0x2201a50_0 .net *"_ivl_52", 0 0, L_0x22068f0;  1 drivers
v0x2201b30_0 .net *"_ivl_54", 0 0, L_0x2206a00;  1 drivers
v0x2201c10_0 .net *"_ivl_56", 0 0, L_0x2206c00;  1 drivers
v0x2201cf0_0 .net *"_ivl_58", 0 0, L_0x2206c70;  1 drivers
v0x2201dd0_0 .net *"_ivl_6", 0 0, L_0x2204f80;  1 drivers
v0x2201eb0_0 .net *"_ivl_60", 0 0, L_0x2206e30;  1 drivers
v0x2201f90_0 .net *"_ivl_62", 0 0, L_0x2206ea0;  1 drivers
v0x2202070_0 .net *"_ivl_64", 0 0, L_0x22070c0;  1 drivers
v0x2202150_0 .net *"_ivl_8", 0 0, L_0x2205180;  1 drivers
v0x2202230_0 .net "a", 0 0, v0x21ffaa0_0;  alias, 1 drivers
v0x22024e0_0 .net "b", 0 0, v0x21ffb40_0;  alias, 1 drivers
v0x22025d0_0 .net "c", 0 0, v0x21ffbe0_0;  alias, 1 drivers
v0x22026c0_0 .net "d", 0 0, v0x21ffd20_0;  alias, 1 drivers
v0x22027b0_0 .net "out_pos", 0 0, L_0x2207180;  alias, 1 drivers
v0x2202870_0 .net "out_sop", 0 0, L_0x22059f0;  alias, 1 drivers
S_0x22029f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x21b8a40;
 .timescale -12 -12;
E_0x21a09f0 .event anyedge, v0x22037e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22037e0_0;
    %nor/r;
    %assign/vec4 v0x22037e0_0, 0;
    %wait E_0x21a09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21fef70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ffe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ffeb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21fef70;
T_4 ;
    %wait E_0x21b7220;
    %load/vec4 v0x21fff50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21ffe10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21fef70;
T_5 ;
    %wait E_0x21b70c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %wait E_0x21b70c0;
    %load/vec4 v0x21ffe10_0;
    %store/vec4 v0x21ffeb0_0, 0, 1;
    %fork t_1, S_0x21ff2a0;
    %jmp t_0;
    .scope S_0x21ff2a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21ff4e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21ff4e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x21b70c0;
    %load/vec4 v0x21ff4e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21ff4e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21ff4e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21fef70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21b7220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21ffd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21ffb40_0, 0;
    %assign/vec4 v0x21ffaa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x21ffe10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21ffeb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x21b8a40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2203380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22037e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x21b8a40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2203380_0;
    %inv;
    %store/vec4 v0x2203380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x21b8a40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21ffc80_0, v0x2203950_0, v0x22031a0_0, v0x2203240_0, v0x22032e0_0, v0x2203420_0, v0x22036a0_0, v0x2203600_0, v0x2203560_0, v0x22034c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x21b8a40;
T_9 ;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2203740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x21b8a40;
T_10 ;
    %wait E_0x21b7220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2203740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2203740_0, 4, 32;
    %load/vec4 v0x2203880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2203740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2203740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2203740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x22036a0_0;
    %load/vec4 v0x22036a0_0;
    %load/vec4 v0x2203600_0;
    %xor;
    %load/vec4 v0x22036a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2203740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2203740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2203560_0;
    %load/vec4 v0x2203560_0;
    %load/vec4 v0x22034c0_0;
    %xor;
    %load/vec4 v0x2203560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2203740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2203740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2203740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response2/top_module.sv";
