@N|Running in 32-bit mode
@N|Running in 32-bit mode
@N: CD720 :"C:\lscc\diamond\3.9\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Diego EG\Desktop\ArqPracticas\cinco\and00\and00.vhdl":6:7:6:11|Top entity is set to and00.
@N: CD630 :"C:\Users\Diego EG\Desktop\ArqPracticas\cinco\and00\and00.vhdl":6:7:6:11|Synthesizing work.and00.and0.
@N|Running in 32-bit mode

