/// Auto-generated register definitions for DMAC
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::samd21::atsamd21g18a::dmac {

// ============================================================================
// DMAC - Direct Memory Access Controller
// Base Address: 0x41004800
// ============================================================================

/// DMAC Register Structure
struct DMAC_Registers {

    /// Control
    /// Offset: 0x0000
    volatile uint16_t CTRL;

    /// CRC Control
    /// Offset: 0x0002
    volatile uint16_t CRCCTRL;

    /// CRC Data Input
    /// Offset: 0x0004
    volatile uint32_t CRCDATAIN;

    /// CRC Checksum
    /// Offset: 0x0008
    volatile uint32_t CRCCHKSUM;

    /// CRC Status
    /// Offset: 0x000C
    volatile uint8_t CRCSTATUS;

    /// Debug Control
    /// Offset: 0x000D
    volatile uint8_t DBGCTRL;

    /// QOS Control
    /// Offset: 0x000E
    /// Reset value: 0x00000015
    volatile uint8_t QOSCTRL;
    uint8_t RESERVED_000F[1]; ///< Reserved

    /// Software Trigger Control
    /// Offset: 0x0010
    volatile uint32_t SWTRIGCTRL;

    /// Priority Control 0
    /// Offset: 0x0014
    volatile uint32_t PRICTRL0;
    uint8_t RESERVED_0018[8]; ///< Reserved

    /// Interrupt Pending
    /// Offset: 0x0020
    volatile uint16_t INTPEND;
    uint8_t RESERVED_0022[2]; ///< Reserved

    /// Interrupt Status
    /// Offset: 0x0024
    /// Access: read-only
    volatile uint32_t INTSTATUS;

    /// Busy Channels
    /// Offset: 0x0028
    /// Access: read-only
    volatile uint32_t BUSYCH;

    /// Pending Channels
    /// Offset: 0x002C
    /// Access: read-only
    volatile uint32_t PENDCH;

    /// Active Channel and Levels
    /// Offset: 0x0030
    /// Access: read-only
    volatile uint32_t ACTIVE;

    /// Descriptor Memory Section Base Address
    /// Offset: 0x0034
    volatile uint32_t BASEADDR;

    /// Write-Back Memory Section Base Address
    /// Offset: 0x0038
    volatile uint32_t WRBADDR;
    uint8_t RESERVED_003C[3]; ///< Reserved

    /// Channel ID
    /// Offset: 0x003F
    volatile uint8_t CHID;

    /// Channel Control A
    /// Offset: 0x0040
    volatile uint8_t CHCTRLA;
    uint8_t RESERVED_0041[3]; ///< Reserved

    /// Channel Control B
    /// Offset: 0x0044
    volatile uint32_t CHCTRLB;
    uint8_t RESERVED_0048[4]; ///< Reserved

    /// Channel Interrupt Enable Clear
    /// Offset: 0x004C
    volatile uint8_t CHINTENCLR;

    /// Channel Interrupt Enable Set
    /// Offset: 0x004D
    volatile uint8_t CHINTENSET;

    /// Channel Interrupt Flag Status and Clear
    /// Offset: 0x004E
    volatile uint8_t CHINTFLAG;

    /// Channel Status
    /// Offset: 0x004F
    /// Access: read-only
    volatile uint8_t CHSTATUS;
};

static_assert(sizeof(DMAC_Registers) >= 80, "DMAC_Registers size mismatch");

/// DMAC peripheral instance
inline DMAC_Registers* DMAC() {
    return reinterpret_cast<DMAC_Registers*>(0x41004800);
}

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::dmac
