// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VSimTop__Syms.h"


void VSimTop___024root__traceChgSub0(VSimTop___024root* vlSelf, VerilatedVcd* tracep);

void VSimTop___024root__traceChgTop0(void* voidSelf, VerilatedVcd* tracep) {
    VSimTop___024root* const __restrict vlSelf = static_cast<VSimTop___024root*>(voidSelf);
    VSimTop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    if (VL_UNLIKELY(!vlSymsp->__Vm_activity)) return;
    // Body
    {
        VSimTop___024root__traceChgSub0((&vlSymsp->TOP), tracep);
    }
}

void VSimTop___024root__traceChgSub0(VSimTop___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VSimTop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VlWide<4>/*127:0*/ __Vtemp64;
    VlWide<4>/*127:0*/ __Vtemp65;
    VlWide<4>/*127:0*/ __Vtemp66;
    VlWide<3>/*95:0*/ __Vtemp68;
    VlWide<3>/*95:0*/ __Vtemp69;
    VlWide<3>/*95:0*/ __Vtemp70;
    VlWide<3>/*95:0*/ __Vtemp71;
    VlWide<4>/*127:0*/ __Vtemp74;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode + 1);
    if (false && oldp) {}  // Prevent unused
    // Body
    {
        if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[1U])) {
            tracep->chgBit(oldp+0,((1U & (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__rstate))));
            tracep->chgBit(oldp+1,(((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__rdata_ok) 
                                    & (~ (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__rd_chosen)))));
            tracep->chgQData(oldp+2,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__rdata_r),64);
            tracep->chgBit(oldp+4,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT___io_rd_bits_rlast_T_3));
            tracep->chgBit(oldp+5,((1U & (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__wstate))));
            tracep->chgBit(oldp+6,(((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT___io_wt_ready_T_1) 
                                    & (~ (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__wt_chosen)))));
            tracep->chgBit(oldp+7,((1U & (((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__wstate) 
                                           >> 2U) & 
                                          (~ (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__wt_chosen))))));
            tracep->chgBit(oldp+8,((1U & ((~ (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_out_ar_valid_T_5)) 
                                          & (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__rstate)))));
            tracep->chgBit(oldp+9,(((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__rdata_ok) 
                                    & (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__rd_chosen))));
            tracep->chgBit(oldp+10,((1U & ((~ (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_out_aw_valid_T_3)) 
                                           & (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__wstate)))));
            tracep->chgBit(oldp+11,(((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT___io_wt_ready_T_1) 
                                     & (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__wt_chosen))));
            tracep->chgBit(oldp+12,((((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__wstate) 
                                      >> 2U) & (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__wt_chosen))));
            tracep->chgBit(oldp+13,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_out_ar_valid_T_5));
            tracep->chgQData(oldp+14,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.io_out_req_bits_addr),64);
            tracep->chgCData(oldp+16,((1U & (~ (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_mthrough)))),8);
            tracep->chgBit(oldp+17,((1U & ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__state) 
                                           >> 1U))));
            tracep->chgBit(oldp+18,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_out_aw_valid_T_3));
            tracep->chgBit(oldp+19,((1U & ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__state) 
                                           >> 2U))));
            tracep->chgQData(oldp+20,(((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wt_widx)
                                        ? (((QData)((IData)(
                                                            vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wdata_r[3U])) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wdata_r[2U])))
                                        : (((QData)((IData)(
                                                            vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wdata_r[1U])) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wdata_r[0U]))))),64);
            tracep->chgCData(oldp+22,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wstrb_r),8);
            tracep->chgBit(oldp+23,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_out_wt_bits_wlast_T_3));
            tracep->chgBit(oldp+24,((1U & ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__state) 
                                           >> 3U))));
            tracep->chgBit(oldp+25,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT___io_out_ar_valid_T_5));
            tracep->chgQData(oldp+26,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.io_out_req_bits_addr),64);
            tracep->chgCData(oldp+28,((1U & (~ (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_mthrough)))),8);
            tracep->chgBit(oldp+29,((1U & ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__state) 
                                           >> 1U))));
            tracep->chgBit(oldp+30,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT___io_out_aw_valid_T_3));
            tracep->chgBit(oldp+31,((1U & ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__state) 
                                           >> 2U))));
            tracep->chgQData(oldp+32,(((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wt_widx)
                                        ? (((QData)((IData)(
                                                            vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wdata_r[3U])) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wdata_r[2U])))
                                        : (((QData)((IData)(
                                                            vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wdata_r[1U])) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wdata_r[0U]))))),64);
            tracep->chgCData(oldp+34,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wstrb_r),8);
            tracep->chgBit(oldp+35,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT___io_out_wt_bits_wlast_T_3));
            tracep->chgBit(oldp+36,((1U & ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__state) 
                                           >> 3U))));
            tracep->chgQData(oldp+37,((4ULL + vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__pc)),64);
            tracep->chgQData(oldp+39,(vlSelf->SimTop__DOT__my_core_top__DOT___my_ex_io_branch_br_target),64);
            tracep->chgBit(oldp+41,(vlSelf->SimTop__DOT__my_core_top__DOT___my_ex_io_branch_br_en));
            tracep->chgBit(oldp+42,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage1__DOT___io_cpu_ready_T));
            tracep->chgQData(oldp+43,(((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__hit)
                                        ? ((8U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_offset))
                                            ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_1
                                            : vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_0)
                                        : ((0x10U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__state))
                                            ? vlSelf->SimTop__DOT__my_core_top__DOT___my_axi_bridge0_io_in_ret_rdata
                                            : ((8U 
                                                & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_offset))
                                                ? (
                                                   (1U 
                                                    & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__state))
                                                    ? 
                                                   ((8U 
                                                     & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_offset))
                                                     ? 
                                                    ((vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_1 
                                                      & (~ vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__cpu_word_mask)) 
                                                     | vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT___masked_refill_data_1_T_2)
                                                     : vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_1)
                                                    : 
                                                   ((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__cnt)
                                                     ? 
                                                    ((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__refill_hit)
                                                      ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT___masked_refill_data_0_T_3
                                                      : vlSelf->SimTop__DOT__my_core_top__DOT___my_axi_bridge0_io_in_ret_rdata)
                                                     : vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_1))
                                                : (
                                                   (1U 
                                                    & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__state))
                                                    ? 
                                                   ((8U 
                                                     & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_offset))
                                                     ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_0
                                                     : 
                                                    ((vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_0 
                                                      & (~ vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__cpu_word_mask)) 
                                                     | vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT___masked_refill_data_1_T_2))
                                                    : 
                                                   ((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__cnt)
                                                     ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_0
                                                     : 
                                                    ((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__refill_hit)
                                                      ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT___masked_refill_data_0_T_3
                                                      : vlSelf->SimTop__DOT__my_core_top__DOT___my_axi_bridge0_io_in_ret_rdata))))))),64);
            tracep->chgBit(oldp+45,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.io_in_ret_valid));
            tracep->chgBit(oldp+46,(vlSelf->SimTop__DOT__my_core_top__DOT__my_wb__DOT__has_trap));
            tracep->chgQData(oldp+47,(vlSelf->SimTop__DOT__my_core_top__DOT___my_wb_io_exc_br_exc_target),64);
            tracep->chgBit(oldp+49,(vlSelf->SimTop__DOT__my_core_top__DOT___my_mem_io_if_mem_ms_mem_ok));
            tracep->chgBit(oldp+50,(vlSelf->SimTop__DOT__my_core_top__DOT__my_mem__DOT__ms_wait_fs));
            tracep->chgQData(oldp+51,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__pc),64);
            tracep->chgBit(oldp+53,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT___io_inst_mem_req_valid_T_6));
            tracep->chgQData(oldp+54,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT___io_inst_mem_req_bits_addr_T_2),64);
            tracep->chgBit(oldp+56,((IData)((0x80000000ULL 
                                             != (0xe0000000ULL 
                                                 & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT___io_inst_mem_req_bits_addr_T_2)))));
            tracep->chgIData(oldp+57,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst),32);
            tracep->chgBit(oldp+58,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__fs_wait_ms));
            tracep->chgBit(oldp+59,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__fs_next_ok));
            tracep->chgQData(oldp+60,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__nextpc),64);
            tracep->chgCData(oldp+62,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__fs_state),6);
            tracep->chgQData(oldp+63,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__exc_target_r),64);
            tracep->chgQData(oldp+65,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__rdata_buf),64);
            tracep->chgBit(oldp+67,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__fs_mem_ok));
            tracep->chgQData(oldp+68,(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__unnamedblk1__DOT__unnamedblk2__DOT__fs_inst_data),64);
            tracep->chgBit(oldp+70,(vlSelf->SimTop__DOT__my_core_top__DOT___my_wb_io_wb2rf_rf_we));
            tracep->chgCData(oldp+71,((0x1fU & (vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst 
                                                >> 7U))),5);
            tracep->chgQData(oldp+72,(vlSelf->SimTop__DOT__my_core_top__DOT___my_wb_io_wb2rf_wdata),64);
            tracep->chgIData(oldp+74,(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_alu_op),23);
            tracep->chgBit(oldp+75,(((0x37U != (0x7fU 
                                                & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst)) 
                                     & ((0x17U == (0x7fU 
                                                   & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst)) 
                                        | (0x6fU == 
                                           (0x7fU & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))))));
            tracep->chgBit(oldp+76,((((0x37U == (0x7fU 
                                                 & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst)) 
                                      | (0x17U == (0x7fU 
                                                   & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                     | (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_5))));
            tracep->chgSData(oldp+77,(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_br_type),9);
            tracep->chgBit(oldp+78,((((((0x37U == (0x7fU 
                                                   & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst)) 
                                        | (0x17U == 
                                           (0x7fU & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                       | (0x6fU == 
                                          (0x7fU & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                      | (0x67U == (0x7fU 
                                                   & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                     | (((((((0x63U 
                                              != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN)) 
                                             & (0xe3U 
                                                != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                            & (0x263U 
                                               != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                           & (0x2e3U 
                                              != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                          & (0x363U 
                                             != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                         & (0x3e3U 
                                            != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                        & ((((((((3U 
                                                  == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN)) 
                                                 | (0x83U 
                                                    == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                | (0x103U 
                                                   == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                               | (0x203U 
                                                  == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                              | (0x283U 
                                                 == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                             | (0x303U 
                                                == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                            | (0x183U 
                                               == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                           | (((((0x23U 
                                                  != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN)) 
                                                 & (0xa3U 
                                                    != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                & (0x123U 
                                                   != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                               & (0x1a3U 
                                                  != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                              & (((((((((((((((((((((((((0x13U 
                                                                         == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN)) 
                                                                        | (0x113U 
                                                                           == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                                       | (0x193U 
                                                                          == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                                      | (0x213U 
                                                                         == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                                     | (0x313U 
                                                                        == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                                    | (0x393U 
                                                                       == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                                   | (0x93U 
                                                                      == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_0))) 
                                                                  | (0x293U 
                                                                     == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_0))) 
                                                                 | (0x4293U 
                                                                    == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_0))) 
                                                                | (0x1bU 
                                                                   == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                               | (0x9bU 
                                                                  == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                              | (0x29bU 
                                                                 == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                             | (0x829bU 
                                                                == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                            | (0x33U 
                                                               == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                           | (0x8033U 
                                                              == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                          | (0xb3U 
                                                             == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                         | (0x133U 
                                                            == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                        | (0x1b3U 
                                                           == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                       | (0x233U 
                                                          == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                      | (0x2b3U 
                                                         == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                     | (0x82b3U 
                                                        == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                    | (0x333U 
                                                       == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                   | (0x3b3U 
                                                      == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                  | (0x3bU 
                                                     == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                 | (((((((((((((((((((((((((0x803bU 
                                                                            == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1) 
                                                                           | (0xbbU 
                                                                              == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                                          | (0x2bbU 
                                                                             == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                                         | (0x82bbU 
                                                                            == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                                        | (0x433U 
                                                                           == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                                       | (0x4b3U 
                                                                          == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                                      | (0x5b3U 
                                                                         == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                                     | (0x533U 
                                                                        == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                                    | (0x43bU 
                                                                       == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                                   | (0x633U 
                                                                      == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                                  | (0x6b3U 
                                                                     == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                                 | (0x63bU 
                                                                    == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                                | (0x6bbU 
                                                                   == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                               | (0x733U 
                                                                  == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                              | (0x7b3U 
                                                                 == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                             | (0x73bU 
                                                                == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                            | (0x7bbU 
                                                               == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                           | (0xf3U 
                                                              == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                          | (0x173U 
                                                             == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                         | (0x1f3U 
                                                            == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                        | (0x2f3U 
                                                           == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                       | (0x373U 
                                                          == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                      | (0x3f3U 
                                                         == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                     | (0x73U 
                                                        == vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst)) 
                                                    | (0x30200073U 
                                                       == vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst)))))))));
            tracep->chgBit(oldp+79,((((((((((((0x37U 
                                               != (0x7fU 
                                                   & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst)) 
                                              & (0x17U 
                                                 != 
                                                 (0x7fU 
                                                  & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                             & (0x6fU 
                                                != 
                                                (0x7fU 
                                                 & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                            & (0x67U 
                                               != (0x7fU 
                                                   & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                           & (0x63U 
                                              != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                          & (0xe3U 
                                             != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                         & (0x263U 
                                            != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                        & (0x2e3U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                       & (0x363U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                      & (0x3e3U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                     & (((((((3U == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN)) 
                                             | (0x83U 
                                                == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                            | (0x103U 
                                               == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                           | (0x203U 
                                              == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                          | (0x283U 
                                             == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                         | (0x303U 
                                            == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                        | (0x183U == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))))));
            tracep->chgBit(oldp+80,((((((((((((0x37U 
                                               != (0x7fU 
                                                   & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst)) 
                                              & (0x17U 
                                                 != 
                                                 (0x7fU 
                                                  & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                             & (0x6fU 
                                                != 
                                                (0x7fU 
                                                 & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                            & (0x67U 
                                               != (0x7fU 
                                                   & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                           & (0x63U 
                                              != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                          & (0xe3U 
                                             != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                         & (0x263U 
                                            != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                        & (0x2e3U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                       & (0x363U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                      & (0x3e3U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                     & (((((((((((3U 
                                                  == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN)) 
                                                 | (0x83U 
                                                    == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                | (0x103U 
                                                   == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                               | (0x203U 
                                                  == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                              | (0x283U 
                                                 == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                             | (0x303U 
                                                == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                            | (0x183U 
                                               == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                           | (0x23U 
                                              == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                          | (0xa3U 
                                             == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                         | (0x123U 
                                            == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                        | (0x1a3U == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))))));
            tracep->chgBit(oldp+81,((((((((((((((((
                                                   (((0x37U 
                                                      != 
                                                      (0x7fU 
                                                       & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst)) 
                                                     & (0x17U 
                                                        != 
                                                        (0x7fU 
                                                         & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                                    & (0x6fU 
                                                       != 
                                                       (0x7fU 
                                                        & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                                   & (0x67U 
                                                      != 
                                                      (0x7fU 
                                                       & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                                  & (0x63U 
                                                     != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                 & (0xe3U 
                                                    != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                & (0x263U 
                                                   != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                               & (0x2e3U 
                                                  != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                              & (0x363U 
                                                 != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                             & (0x3e3U 
                                                != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                            & (3U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                           & (0x83U 
                                              != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                          & (0x103U 
                                             != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                         & (0x203U 
                                            != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                        & (0x283U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                       & (0x303U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                      & (0x183U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                     & ((((0x23U == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN)) 
                                          | (0xa3U 
                                             == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                         | (0x123U 
                                            == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                        | (0x1a3U == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))))));
            tracep->chgCData(oldp+82,(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_mem_type),7);
            tracep->chgBit(oldp+83,((((((((((((((((
                                                   (0x37U 
                                                    != 
                                                    (0x7fU 
                                                     & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst)) 
                                                   & (0x17U 
                                                      != 
                                                      (0x7fU 
                                                       & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                                  & (0x6fU 
                                                     != 
                                                     (0x7fU 
                                                      & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                                 & (0x67U 
                                                    != 
                                                    (0x7fU 
                                                     & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                                & (0x63U 
                                                   != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                               & (0xe3U 
                                                  != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                              & (0x263U 
                                                 != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                             & (0x2e3U 
                                                != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                            & (0x363U 
                                               != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                           & (0x3e3U 
                                              != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                          & (3U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                         & (0x83U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                        & (0x103U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                       & (0x203U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                      & (0x283U != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                     & ((((((((((((((((0x303U 
                                                       != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN)) 
                                                      & (0x183U 
                                                         != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                     & (0x23U 
                                                        != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                    & (0xa3U 
                                                       != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                   & (0x123U 
                                                      != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                  & (0x1a3U 
                                                     != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                 & (0x13U 
                                                    != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                                & (0x113U 
                                                   != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                               & (0x193U 
                                                  != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                              & (0x213U 
                                                 != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                             & (0x313U 
                                                != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                            & (0x393U 
                                               != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN))) 
                                           & (0x93U 
                                              != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_0))) 
                                          & (0x293U 
                                             != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_0))) 
                                         & (0x4293U 
                                            != (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_0))) 
                                        & (((((0x1bU 
                                               == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN)) 
                                              | (0x9bU 
                                                 == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                             | (0x29bU 
                                                == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                            | (0x829bU 
                                               == vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                           | ((((((0x33U 
                                                   != vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1) 
                                                  & (0x8033U 
                                                     != vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                 & (0xb3U 
                                                    != vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                                & (0x133U 
                                                   != vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                               & (0x1b3U 
                                                  != vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_1)) 
                                              & (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_decoder__DOT___GEN_11)))))));
            tracep->chgCData(oldp+84,(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_ex_sel),3);
            tracep->chgCData(oldp+85,(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_csr_op),3);
            tracep->chgCData(oldp+86,(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_exc_type),2);
            tracep->chgQData(oldp+87,(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_rs1),64);
            tracep->chgQData(oldp+89,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT___my_rf_io_rdata2),64);
            tracep->chgQData(oldp+91,(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_imm),64);
            tracep->chgSData(oldp+93,((vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst 
                                       >> 0x14U)),12);
            tracep->chgBit(oldp+94,(((IData)((0x73U 
                                              == (0xfffffU 
                                                  & vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))) 
                                     & (1U == (vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst 
                                               >> 0x14U)))));
            tracep->chgQData(oldp+95,((QData)((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst))),64);
            tracep->chgCData(oldp+97,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT___my_decoder_io_inst_type),7);
            tracep->chgCData(oldp+98,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT____Vcellinp__my_rf__io_raddr1),5);
            tracep->chgCData(oldp+99,((0x1fU & (vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT__inst 
                                                >> 0x14U))),5);
            tracep->chgQData(oldp+100,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[0]),64);
            tracep->chgQData(oldp+102,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[1]),64);
            tracep->chgQData(oldp+104,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[2]),64);
            tracep->chgQData(oldp+106,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[3]),64);
            tracep->chgQData(oldp+108,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[4]),64);
            tracep->chgQData(oldp+110,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[5]),64);
            tracep->chgQData(oldp+112,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[6]),64);
            tracep->chgQData(oldp+114,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[7]),64);
            tracep->chgQData(oldp+116,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[8]),64);
            tracep->chgQData(oldp+118,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[9]),64);
            tracep->chgQData(oldp+120,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[10]),64);
            tracep->chgQData(oldp+122,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[11]),64);
            tracep->chgQData(oldp+124,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[12]),64);
            tracep->chgQData(oldp+126,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[13]),64);
            tracep->chgQData(oldp+128,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[14]),64);
            tracep->chgQData(oldp+130,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[15]),64);
            tracep->chgQData(oldp+132,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[16]),64);
            tracep->chgQData(oldp+134,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[17]),64);
            tracep->chgQData(oldp+136,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[18]),64);
            tracep->chgQData(oldp+138,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[19]),64);
            tracep->chgQData(oldp+140,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[20]),64);
            tracep->chgQData(oldp+142,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[21]),64);
            tracep->chgQData(oldp+144,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[22]),64);
            tracep->chgQData(oldp+146,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[23]),64);
            tracep->chgQData(oldp+148,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[24]),64);
            tracep->chgQData(oldp+150,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[25]),64);
            tracep->chgQData(oldp+152,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[26]),64);
            tracep->chgQData(oldp+154,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[27]),64);
            tracep->chgQData(oldp+156,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[28]),64);
            tracep->chgQData(oldp+158,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[29]),64);
            tracep->chgQData(oldp+160,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[30]),64);
            tracep->chgQData(oldp+162,(vlSelf->SimTop__DOT__my_core_top__DOT__my_id__DOT__my_rf__DOT__my_gpr__DOT__reg_file[31]),64);
            tracep->chgQData(oldp+164,(vlSelf->SimTop__DOT__my_core_top__DOT___my_ex_io_ex2mem_result),64);
            tracep->chgQData(oldp+166,(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT__alu_res),64);
            tracep->chgBit(oldp+168,(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT__s1_lt_s2));
            tracep->chgBit(oldp+169,(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT__is_jal));
            tracep->chgQData(oldp+170,(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src1),64);
            tracep->chgQData(oldp+172,(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src2),64);
            tracep->chgQData(oldp+174,(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT___my_alu_io_res),64);
            tracep->chgBit(oldp+176,((1U & vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT__my_alu__DOT___GEN[2U])));
            tracep->chgBit(oldp+177,((1U & ((1U & vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_alu_op)
                                             ? (((IData)(
                                                         (vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src1 
                                                          >> 0x3fU)) 
                                                 ^ 
                                                 (~ (IData)(
                                                            (vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src2 
                                                             >> 0x3fU)))) 
                                                & ((IData)(
                                                           (vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src1 
                                                            >> 0x3fU)) 
                                                   ^ 
                                                   (vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT__my_alu__DOT___GEN[1U] 
                                                    >> 0x1fU)))
                                             : (((IData)(
                                                         (vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src1 
                                                          >> 0x3fU)) 
                                                 ^ (IData)(
                                                           (vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src2 
                                                            >> 0x3fU))) 
                                                & ((IData)(
                                                           (vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src1 
                                                            >> 0x3fU)) 
                                                   ^ 
                                                   (vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT__my_alu__DOT___GEN[1U] 
                                                    >> 0x1fU)))))));
            VL_EXTEND_WQ(127,64, __Vtemp64, vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src1);
            VL_SHIFTL_WWI(127,127,6, __Vtemp65, __Vtemp64, 
                          (0x3fU & (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src2)));
            __Vtemp66[0U] = __Vtemp65[0U];
            __Vtemp66[1U] = __Vtemp65[1U];
            __Vtemp66[2U] = __Vtemp65[2U];
            __Vtemp66[3U] = (0x7fffffffU & __Vtemp65[3U]);
            tracep->chgWData(oldp+178,(__Vtemp66),127);
            __Vtemp68[0U] = (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src1);
            __Vtemp68[1U] = (IData)((vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src1 
                                     >> 0x20U));
            __Vtemp68[2U] = (1U & (IData)((vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src1 
                                           >> 0x3fU)));
            __Vtemp69[0U] = (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src2);
            __Vtemp69[1U] = (IData)((vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src2 
                                     >> 0x20U));
            __Vtemp69[2U] = (1U & (IData)((vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT____Vcellinp__my_alu__io_src2 
                                           >> 0x3fU)));
            VL_DIVS_WWW(65, __Vtemp70, __Vtemp68, __Vtemp69);
            __Vtemp71[0U] = __Vtemp70[0U];
            __Vtemp71[1U] = __Vtemp70[1U];
            __Vtemp71[2U] = (1U & __Vtemp70[2U]);
            tracep->chgWData(oldp+182,(__Vtemp71),65);
            tracep->chgQData(oldp+185,(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT__my_alu__DOT__divw_res),33);
            tracep->chgIData(oldp+187,(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT__my_alu__DOT__divuw_res),32);
            tracep->chgIData(oldp+188,(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT__my_alu__DOT__remw_res),32);
            tracep->chgIData(oldp+189,(vlSelf->SimTop__DOT__my_core_top__DOT__my_ex__DOT__my_alu__DOT__remuw_res),32);
            tracep->chgBit(oldp+190,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__has_intr_t));
            tracep->chgBit(oldp+191,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage1__DOT___io_cpu_ready_T));
            tracep->chgQData(oldp+192,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.io_in_ret_rdata),64);
            tracep->chgBit(oldp+194,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.io_in_ret_valid));
            tracep->chgQData(oldp+195,(vlSelf->SimTop__DOT__my_core_top__DOT___my_mem_io_mem2wb_result),64);
            tracep->chgBit(oldp+197,(vlSelf->SimTop__DOT__my_core_top__DOT__my_mem__DOT___io_data_mem_req_valid_T_1));
            tracep->chgQData(oldp+198,((0xfffffffffffffff8ULL 
                                        & vlSelf->SimTop__DOT__my_core_top__DOT___my_ex_io_ex2mem_result)),64);
            tracep->chgCData(oldp+200,(vlSelf->SimTop__DOT__my_core_top__DOT___my_mem_io_data_mem_req_bits_wstrb),8);
            tracep->chgBit(oldp+201,(vlSelf->SimTop__DOT__my_core_top__DOT__my_mem__DOT__has_trap));
            tracep->chgCData(oldp+202,(vlSelf->SimTop__DOT__my_core_top__DOT__my_mem__DOT__ms_state),3);
            tracep->chgQData(oldp+203,(vlSelf->SimTop__DOT__my_core_top__DOT__my_mem__DOT__ms_rdata_r),64);
            tracep->chgBit(oldp+205,(vlSelf->SimTop__DOT__my_core_top__DOT__my_mem__DOT__ms_mem_en));
            tracep->chgQData(oldp+206,(vlSelf->SimTop__DOT__my_core_top__DOT__my_mem__DOT__mrdata),64);
            tracep->chgCData(oldp+208,(vlSelf->SimTop__DOT__my_core_top__DOT__my_mem__DOT__rdata_b),8);
            tracep->chgSData(oldp+209,(vlSelf->SimTop__DOT__my_core_top__DOT__my_mem__DOT__rdata_h),16);
            tracep->chgIData(oldp+210,(vlSelf->SimTop__DOT__my_core_top__DOT__my_mem__DOT__rdata_w),32);
            tracep->chgQData(oldp+211,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT___csr_src_T_16),64);
            tracep->chgQData(oldp+213,(((1U & (IData)(
                                                      (vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mcause 
                                                       >> 0x3fU)))
                                         ? (0xfffffffffffffffcULL 
                                            & vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mepc)
                                         : (4ULL + 
                                            (0xfffffffffffffffcULL 
                                             & vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mepc)))),64);
            tracep->chgQData(oldp+215,((0xfffffffffffffffcULL 
                                        & vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mtvec)),64);
            tracep->chgBit(oldp+217,((1U & (IData)(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_exc_type))));
            tracep->chgBit(oldp+218,((1U & ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_exc_type) 
                                            >> 1U))));
            tracep->chgQData(oldp+219,((((1U & (IData)(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_exc_type)) 
                                         == (IData)(vlSelf->SimTop__DOT__my_core_top__DOT___my_id_io_id2ex_exc_type))
                                         ? 0xbULL : 0ULL)),64);
            tracep->chgBit(oldp+221,(vlSelf->SimTop__DOT__my_core_top__DOT__my_wb__DOT__exc_buf));
            tracep->chgBit(oldp+222,((vlSelf->SimTop__DOT__my_core_top__DOT__my_clint__DOT__mtime 
                                      >= vlSelf->SimTop__DOT__my_core_top__DOT__my_clint__DOT__mtimecmp)));
            tracep->chgCData(oldp+223,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mstatus_sxl),2);
            tracep->chgCData(oldp+224,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mstatus_uxl),2);
            tracep->chgCData(oldp+225,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mstatus_mpp),2);
            tracep->chgBit(oldp+226,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mstatus_mie));
            tracep->chgBit(oldp+227,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mstatus_mpie));
            tracep->chgQData(oldp+228,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mcause),64);
            tracep->chgQData(oldp+230,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mepc),64);
            tracep->chgQData(oldp+232,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mtvec),64);
            tracep->chgQData(oldp+234,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mip),64);
            tracep->chgQData(oldp+236,(vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mie),64);
            tracep->chgQData(oldp+238,((0xfffffffffffffffcULL 
                                        & vlSelf->SimTop__DOT__my_core_top__DOT__my_csr__DOT__mepc)),64);
            tracep->chgBit(oldp+240,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT___io_mem_out_req_valid_T_5));
            tracep->chgBit(oldp+241,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.io_out_req_bits_wr));
            if (vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_mthrough) {
                __Vtemp74[0U] = (IData)(((8U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_offset))
                                          ? 0ULL : vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_wdata));
                __Vtemp74[1U] = (IData)((((8U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_offset))
                                           ? 0ULL : vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_wdata) 
                                         >> 0x20U));
                __Vtemp74[2U] = (IData)(((8U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_offset))
                                          ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_wdata
                                          : 0ULL));
                __Vtemp74[3U] = (IData)((((8U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_offset))
                                           ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_wdata
                                           : 0ULL) 
                                         >> 0x20U));
            } else {
                __Vtemp74[0U] = (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_0);
                __Vtemp74[1U] = (IData)((vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_0 
                                         >> 0x20U));
                __Vtemp74[2U] = (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_1);
                __Vtemp74[3U] = (IData)((vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_1 
                                         >> 0x20U));
            }
            tracep->chgWData(oldp+242,(__Vtemp74),128);
            tracep->chgCData(oldp+246,(((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_mthrough)
                                         ? (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_wstrb)
                                         : 0xffU)),8);
            tracep->chgBit(oldp+247,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_mthrough));
            tracep->chgBit(oldp+248,((((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_in_req_ready_T) 
                                       | (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_in_req_ready_T_1)) 
                                      | (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__rd_after_wt))));
            tracep->chgQData(oldp+249,(vlSelf->SimTop__DOT__my_core_top__DOT___my_axi_bridge0_io_in_ret_rdata),64);
            tracep->chgBit(oldp+251,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_in_ret_valid_T_3));
            tracep->chgBit(oldp+252,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_in_rlast_T));
            tracep->chgCData(oldp+253,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__state),4);
            tracep->chgBit(oldp+254,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__rd_widx));
            tracep->chgBit(oldp+255,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__rd_after_wt_r));
            tracep->chgWData(oldp+256,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wdata_r),128);
            tracep->chgQData(oldp+260,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wtag_r),60);
            tracep->chgBit(oldp+262,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wt_widx));
            tracep->chgBit(oldp+263,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__burst_cnt));
            tracep->chgCData(oldp+264,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__burst_len),8);
            tracep->chgBit(oldp+265,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__rd_after_wt));
            tracep->chgBit(oldp+266,(vlSelf->SimTop__DOT__my_core_top__DOT___my_mmc_io_axi_out_req_valid));
            tracep->chgBit(oldp+267,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.io_out_req_bits_wr));
            tracep->chgWData(oldp+268,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.io_out_req_bits_wdata),128);
            tracep->chgCData(oldp+272,(((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_mthrough)
                                         ? (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_wstrb)
                                         : 0xffU)),8);
            tracep->chgBit(oldp+273,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_mthrough));
            tracep->chgBit(oldp+274,((((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT___io_in_req_ready_T) 
                                       | (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT___io_in_req_ready_T_1)) 
                                      | (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__rd_after_wt))));
            tracep->chgQData(oldp+275,(vlSelf->SimTop__DOT__my_core_top__DOT___my_axi_bridge1_io_in_ret_rdata),64);
            tracep->chgBit(oldp+277,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT___io_in_ret_valid_T_3));
            tracep->chgBit(oldp+278,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT___io_in_rlast_T));
            tracep->chgCData(oldp+279,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__state),4);
            tracep->chgBit(oldp+280,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__rd_widx));
            tracep->chgBit(oldp+281,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__rd_after_wt_r));
            tracep->chgWData(oldp+282,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wdata_r),128);
            tracep->chgQData(oldp+286,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wtag_r),60);
            tracep->chgBit(oldp+288,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wt_widx));
            tracep->chgBit(oldp+289,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__burst_cnt));
            tracep->chgCData(oldp+290,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__burst_len),8);
            tracep->chgBit(oldp+291,(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__rd_after_wt));
            tracep->chgBit(oldp+292,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT___io_mem_out_req_valid_T_5));
            tracep->chgBit(oldp+293,(vlSelf->SimTop__DOT__my_core_top__DOT__my_clint__DOT___io_in_clint_hit_T));
            tracep->chgBit(oldp+294,(vlSelf->SimTop__DOT__my_core_top__DOT__my_clint__DOT__ret_valid));
            tracep->chgBit(oldp+295,(((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_clint__DOT___io_in_clint_hit_T) 
                                      | (((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT___io_in_req_ready_T) 
                                          | (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT___io_in_req_ready_T_1)) 
                                         | (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__rd_after_wt)))));
            tracep->chgBit(oldp+296,(vlSelf->SimTop__DOT__my_core_top__DOT___my_mmc_io_in_ret_valid));
            tracep->chgBit(oldp+297,(((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_clint__DOT__ret_valid) 
                                      | (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT___io_in_rlast_T))));
            tracep->chgBit(oldp+298,(((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT___io_mem_out_req_valid_T_5) 
                                      & (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_clint__DOT___io_in_clint_hit_T))));
            tracep->chgQData(oldp+299,(vlSelf->SimTop__DOT__my_core_top__DOT___my_mmc_io_clint_out_wdata),64);
            tracep->chgQData(oldp+301,(vlSelf->SimTop__DOT__my_core_top__DOT__my_clint__DOT__mtime),64);
            tracep->chgQData(oldp+303,(vlSelf->SimTop__DOT__my_core_top__DOT__my_clint__DOT__mtimecmp),64);
            tracep->chgBit(oldp+305,((0xbff8ULL == vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.io_out_req_bits_addr)));
            tracep->chgBit(oldp+306,((0x4000ULL == vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.io_out_req_bits_addr)));
            tracep->chgBit(oldp+307,(vlSelf->SimTop__DOT__my_core_top__DOT__my_clint__DOT__unnamedblk1__DOT__wen));
            tracep->chgBit(oldp+308,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__rdata_ok));
            tracep->chgBit(oldp+309,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT___io_wt_ready_T_1));
            tracep->chgBit(oldp+310,((1U & ((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__wstate) 
                                            >> 2U))));
            tracep->chgBit(oldp+311,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT___arbiter_rd_io_out_valid));
            tracep->chgQData(oldp+312,(vlSelf->SimTop__DOT__my_axi_sram__DOT___my_arbiter_io_out_ar_bits_araddr),64);
            tracep->chgCData(oldp+314,(((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_out_ar_valid_T_5)
                                         ? (1U & (~ (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_mthrough)))
                                         : (1U & (~ (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_mthrough))))),8);
            tracep->chgBit(oldp+315,((1U & ((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__rd_chosen)
                                             ? ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__state) 
                                                >> 1U)
                                             : ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__state) 
                                                >> 1U)))));
            tracep->chgBit(oldp+316,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT___arbiter_wt_io_out_valid));
            tracep->chgQData(oldp+317,(vlSelf->SimTop__DOT__my_axi_sram__DOT___my_arbiter_io_out_aw_bits_awaddr),64);
            tracep->chgBit(oldp+319,(vlSelf->SimTop__DOT__my_axi_sram__DOT___my_arbiter_io_out_wt_valid));
            tracep->chgQData(oldp+320,(((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__wt_chosen)
                                         ? ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wt_widx)
                                             ? (((QData)((IData)(
                                                                 vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wdata_r[3U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wdata_r[2U])))
                                             : (((QData)((IData)(
                                                                 vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wdata_r[1U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wdata_r[0U]))))
                                         : ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wt_widx)
                                             ? (((QData)((IData)(
                                                                 vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wdata_r[3U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wdata_r[2U])))
                                             : (((QData)((IData)(
                                                                 vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wdata_r[1U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wdata_r[0U])))))),64);
            tracep->chgCData(oldp+322,(((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__wt_chosen)
                                         ? (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__wstrb_r)
                                         : (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__wstrb_r))),8);
            tracep->chgBit(oldp+323,(((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__wt_chosen)
                                       ? (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT___io_out_wt_bits_wlast_T_3)
                                       : (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_out_wt_bits_wlast_T_3))));
            tracep->chgBit(oldp+324,((1U & ((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__wt_chosen)
                                             ? ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge1__DOT__state) 
                                                >> 3U)
                                             : ((IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT__state) 
                                                >> 3U)))));
            tracep->chgBit(oldp+325,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__rd_chosen));
            tracep->chgBit(oldp+326,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_arbiter__DOT__wt_chosen));
            tracep->chgBit(oldp+327,((1U & (~ (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_out_ar_valid_T_5)))));
            tracep->chgBit(oldp+328,((1U & (~ (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_axi_bridge0__DOT___io_out_aw_valid_T_3)))));
            tracep->chgQData(oldp+329,(vlSelf->SimTop__DOT__my_axi_sram__DOT___my_rmem_port_rdata),64);
            tracep->chgBit(oldp+331,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT___io_sram_rd_en_T_8));
            tracep->chgBit(oldp+332,((((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__wstate) 
                                       >> 1U) & (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT___my_arbiter_io_out_wt_valid))));
            tracep->chgQData(oldp+333,((((1U & (IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__rstate))
                                          ? (vlSelf->SimTop__DOT__my_axi_sram__DOT___my_arbiter_io_out_ar_bits_araddr 
                                             >> 3U)
                                          : ((0x1ffffffffffffffeULL 
                                              & (vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__ar_buf_araddr 
                                                 >> 3U)) 
                                             | (QData)((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__rd_idx)))) 
                                        << 3U)),64);
            tracep->chgQData(oldp+335,(((0xfffffffffffffff0ULL 
                                         & vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__aw_buf_awaddr) 
                                        | (QData)((IData)(
                                                          ((IData)(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__wt_widx) 
                                                           << 3U))))),64);
            tracep->chgCData(oldp+337,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__rstate),3);
            tracep->chgCData(oldp+338,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__wstate),3);
            tracep->chgQData(oldp+339,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__ar_buf_araddr),64);
            tracep->chgCData(oldp+341,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__ar_buf_arlen),8);
            tracep->chgCData(oldp+342,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__rd_cnt),8);
            tracep->chgBit(oldp+343,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__rd_idx));
            tracep->chgQData(oldp+344,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__aw_buf_awaddr),64);
            tracep->chgBit(oldp+346,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__wt_widx));
            tracep->chgBit(oldp+347,(vlSelf->SimTop__DOT__my_axi_sram__DOT__my_axi_sram_driver__DOT__unnamedblk1__DOT__rdata_arrive));
            tracep->chgBit(oldp+348,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_0_valid));
            tracep->chgBit(oldp+349,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_0_dirty));
            tracep->chgIData(oldp+350,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_0_tag),23);
            tracep->chgBit(oldp+351,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_1_valid));
            tracep->chgBit(oldp+352,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_1_dirty));
            tracep->chgIData(oldp+353,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_1_tag),23);
            tracep->chgBit(oldp+354,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_2_valid));
            tracep->chgBit(oldp+355,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_2_dirty));
            tracep->chgIData(oldp+356,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_2_tag),23);
            tracep->chgBit(oldp+357,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_3_valid));
            tracep->chgBit(oldp+358,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_3_dirty));
            tracep->chgIData(oldp+359,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_3_tag),23);
            tracep->chgBit(oldp+360,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_4_valid));
            tracep->chgBit(oldp+361,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_4_dirty));
            tracep->chgIData(oldp+362,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_4_tag),23);
            tracep->chgBit(oldp+363,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_5_valid));
            tracep->chgBit(oldp+364,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_5_dirty));
            tracep->chgIData(oldp+365,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_5_tag),23);
            tracep->chgBit(oldp+366,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_6_valid));
            tracep->chgBit(oldp+367,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_6_dirty));
            tracep->chgIData(oldp+368,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_6_tag),23);
            tracep->chgBit(oldp+369,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_7_valid));
            tracep->chgBit(oldp+370,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_7_dirty));
            tracep->chgIData(oldp+371,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_7_tag),23);
            tracep->chgBit(oldp+372,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_8_valid));
            tracep->chgBit(oldp+373,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_8_dirty));
            tracep->chgIData(oldp+374,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_8_tag),23);
            tracep->chgBit(oldp+375,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_9_valid));
            tracep->chgBit(oldp+376,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_9_dirty));
            tracep->chgIData(oldp+377,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_9_tag),23);
            tracep->chgBit(oldp+378,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_10_valid));
            tracep->chgBit(oldp+379,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_10_dirty));
            tracep->chgIData(oldp+380,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_10_tag),23);
            tracep->chgBit(oldp+381,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_11_valid));
            tracep->chgBit(oldp+382,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_11_dirty));
            tracep->chgIData(oldp+383,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_11_tag),23);
            tracep->chgBit(oldp+384,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_12_valid));
            tracep->chgBit(oldp+385,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_12_dirty));
            tracep->chgIData(oldp+386,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_12_tag),23);
            tracep->chgBit(oldp+387,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_13_valid));
            tracep->chgBit(oldp+388,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_13_dirty));
            tracep->chgIData(oldp+389,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_13_tag),23);
            tracep->chgBit(oldp+390,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_14_valid));
            tracep->chgBit(oldp+391,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_14_dirty));
            tracep->chgIData(oldp+392,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_14_tag),23);
            tracep->chgBit(oldp+393,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_15_valid));
            tracep->chgBit(oldp+394,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_15_dirty));
            tracep->chgIData(oldp+395,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_15_tag),23);
            tracep->chgBit(oldp+396,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_16_valid));
            tracep->chgBit(oldp+397,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_16_dirty));
            tracep->chgIData(oldp+398,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_16_tag),23);
            tracep->chgBit(oldp+399,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_17_valid));
            tracep->chgBit(oldp+400,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_17_dirty));
            tracep->chgIData(oldp+401,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_17_tag),23);
            tracep->chgBit(oldp+402,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_18_valid));
            tracep->chgBit(oldp+403,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_18_dirty));
            tracep->chgIData(oldp+404,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_18_tag),23);
            tracep->chgBit(oldp+405,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_19_valid));
            tracep->chgBit(oldp+406,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_19_dirty));
            tracep->chgIData(oldp+407,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_19_tag),23);
            tracep->chgBit(oldp+408,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_20_valid));
            tracep->chgBit(oldp+409,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_20_dirty));
            tracep->chgIData(oldp+410,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_20_tag),23);
            tracep->chgBit(oldp+411,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_21_valid));
            tracep->chgBit(oldp+412,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_21_dirty));
            tracep->chgIData(oldp+413,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_21_tag),23);
            tracep->chgBit(oldp+414,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_22_valid));
            tracep->chgBit(oldp+415,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_22_dirty));
            tracep->chgIData(oldp+416,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_22_tag),23);
            tracep->chgBit(oldp+417,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_23_valid));
            tracep->chgBit(oldp+418,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_23_dirty));
            tracep->chgIData(oldp+419,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_23_tag),23);
            tracep->chgBit(oldp+420,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_24_valid));
            tracep->chgBit(oldp+421,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_24_dirty));
            tracep->chgIData(oldp+422,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_24_tag),23);
            tracep->chgBit(oldp+423,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_25_valid));
            tracep->chgBit(oldp+424,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_25_dirty));
            tracep->chgIData(oldp+425,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_25_tag),23);
            tracep->chgBit(oldp+426,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_26_valid));
            tracep->chgBit(oldp+427,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_26_dirty));
            tracep->chgIData(oldp+428,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_26_tag),23);
            tracep->chgBit(oldp+429,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_27_valid));
            tracep->chgBit(oldp+430,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_27_dirty));
            tracep->chgIData(oldp+431,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_27_tag),23);
            tracep->chgBit(oldp+432,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_28_valid));
            tracep->chgBit(oldp+433,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_28_dirty));
            tracep->chgIData(oldp+434,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_28_tag),23);
            tracep->chgBit(oldp+435,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_29_valid));
            tracep->chgBit(oldp+436,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_29_dirty));
            tracep->chgIData(oldp+437,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_29_tag),23);
            tracep->chgBit(oldp+438,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_30_valid));
            tracep->chgBit(oldp+439,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_30_dirty));
            tracep->chgIData(oldp+440,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_30_tag),23);
            tracep->chgBit(oldp+441,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_31_valid));
            tracep->chgBit(oldp+442,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_31_dirty));
            tracep->chgIData(oldp+443,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_0_31_tag),23);
            tracep->chgBit(oldp+444,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_0_valid));
            tracep->chgBit(oldp+445,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_0_dirty));
            tracep->chgIData(oldp+446,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_0_tag),23);
            tracep->chgBit(oldp+447,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_1_valid));
            tracep->chgBit(oldp+448,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_1_dirty));
            tracep->chgIData(oldp+449,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_1_tag),23);
            tracep->chgBit(oldp+450,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_2_valid));
            tracep->chgBit(oldp+451,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_2_dirty));
            tracep->chgIData(oldp+452,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_2_tag),23);
            tracep->chgBit(oldp+453,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_3_valid));
            tracep->chgBit(oldp+454,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_3_dirty));
            tracep->chgIData(oldp+455,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_3_tag),23);
            tracep->chgBit(oldp+456,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_4_valid));
            tracep->chgBit(oldp+457,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_4_dirty));
            tracep->chgIData(oldp+458,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_4_tag),23);
            tracep->chgBit(oldp+459,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_5_valid));
            tracep->chgBit(oldp+460,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_5_dirty));
            tracep->chgIData(oldp+461,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_5_tag),23);
            tracep->chgBit(oldp+462,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_6_valid));
            tracep->chgBit(oldp+463,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_6_dirty));
            tracep->chgIData(oldp+464,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_6_tag),23);
            tracep->chgBit(oldp+465,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_7_valid));
            tracep->chgBit(oldp+466,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_7_dirty));
            tracep->chgIData(oldp+467,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_7_tag),23);
            tracep->chgBit(oldp+468,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_8_valid));
            tracep->chgBit(oldp+469,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_8_dirty));
            tracep->chgIData(oldp+470,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_8_tag),23);
            tracep->chgBit(oldp+471,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_9_valid));
            tracep->chgBit(oldp+472,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_9_dirty));
            tracep->chgIData(oldp+473,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_9_tag),23);
            tracep->chgBit(oldp+474,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_10_valid));
            tracep->chgBit(oldp+475,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_10_dirty));
            tracep->chgIData(oldp+476,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_10_tag),23);
            tracep->chgBit(oldp+477,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_11_valid));
            tracep->chgBit(oldp+478,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_11_dirty));
            tracep->chgIData(oldp+479,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_11_tag),23);
            tracep->chgBit(oldp+480,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_12_valid));
            tracep->chgBit(oldp+481,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_12_dirty));
            tracep->chgIData(oldp+482,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_12_tag),23);
            tracep->chgBit(oldp+483,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_13_valid));
            tracep->chgBit(oldp+484,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_13_dirty));
            tracep->chgIData(oldp+485,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_13_tag),23);
            tracep->chgBit(oldp+486,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_14_valid));
            tracep->chgBit(oldp+487,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_14_dirty));
            tracep->chgIData(oldp+488,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_14_tag),23);
            tracep->chgBit(oldp+489,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_15_valid));
            tracep->chgBit(oldp+490,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_15_dirty));
            tracep->chgIData(oldp+491,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_15_tag),23);
            tracep->chgBit(oldp+492,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_16_valid));
            tracep->chgBit(oldp+493,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_16_dirty));
            tracep->chgIData(oldp+494,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_16_tag),23);
            tracep->chgBit(oldp+495,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_17_valid));
            tracep->chgBit(oldp+496,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_17_dirty));
            tracep->chgIData(oldp+497,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_17_tag),23);
            tracep->chgBit(oldp+498,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_18_valid));
            tracep->chgBit(oldp+499,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_18_dirty));
            tracep->chgIData(oldp+500,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_18_tag),23);
            tracep->chgBit(oldp+501,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_19_valid));
            tracep->chgBit(oldp+502,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_19_dirty));
            tracep->chgIData(oldp+503,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_19_tag),23);
            tracep->chgBit(oldp+504,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_20_valid));
            tracep->chgBit(oldp+505,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_20_dirty));
            tracep->chgIData(oldp+506,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_20_tag),23);
            tracep->chgBit(oldp+507,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_21_valid));
            tracep->chgBit(oldp+508,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_21_dirty));
            tracep->chgIData(oldp+509,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_21_tag),23);
            tracep->chgBit(oldp+510,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_22_valid));
            tracep->chgBit(oldp+511,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_22_dirty));
            tracep->chgIData(oldp+512,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_22_tag),23);
            tracep->chgBit(oldp+513,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_23_valid));
            tracep->chgBit(oldp+514,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_23_dirty));
            tracep->chgIData(oldp+515,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_23_tag),23);
            tracep->chgBit(oldp+516,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_24_valid));
            tracep->chgBit(oldp+517,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_24_dirty));
            tracep->chgIData(oldp+518,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_24_tag),23);
            tracep->chgBit(oldp+519,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_25_valid));
            tracep->chgBit(oldp+520,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_25_dirty));
            tracep->chgIData(oldp+521,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_25_tag),23);
            tracep->chgBit(oldp+522,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_26_valid));
            tracep->chgBit(oldp+523,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_26_dirty));
            tracep->chgIData(oldp+524,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_26_tag),23);
            tracep->chgBit(oldp+525,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_27_valid));
            tracep->chgBit(oldp+526,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_27_dirty));
            tracep->chgIData(oldp+527,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_27_tag),23);
            tracep->chgBit(oldp+528,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_28_valid));
            tracep->chgBit(oldp+529,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_28_dirty));
            tracep->chgIData(oldp+530,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_28_tag),23);
            tracep->chgBit(oldp+531,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_29_valid));
            tracep->chgBit(oldp+532,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_29_dirty));
            tracep->chgIData(oldp+533,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_29_tag),23);
            tracep->chgBit(oldp+534,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_30_valid));
            tracep->chgBit(oldp+535,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_30_dirty));
            tracep->chgIData(oldp+536,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_30_tag),23);
            tracep->chgBit(oldp+537,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_31_valid));
            tracep->chgBit(oldp+538,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_31_dirty));
            tracep->chgIData(oldp+539,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_1_31_tag),23);
            tracep->chgBit(oldp+540,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_0_valid));
            tracep->chgBit(oldp+541,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_0_dirty));
            tracep->chgIData(oldp+542,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_0_tag),23);
            tracep->chgBit(oldp+543,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_1_valid));
            tracep->chgBit(oldp+544,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_1_dirty));
            tracep->chgIData(oldp+545,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_1_tag),23);
            tracep->chgBit(oldp+546,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_2_valid));
            tracep->chgBit(oldp+547,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_2_dirty));
            tracep->chgIData(oldp+548,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_2_tag),23);
            tracep->chgBit(oldp+549,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_3_valid));
            tracep->chgBit(oldp+550,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_3_dirty));
            tracep->chgIData(oldp+551,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_3_tag),23);
            tracep->chgBit(oldp+552,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_4_valid));
            tracep->chgBit(oldp+553,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_4_dirty));
            tracep->chgIData(oldp+554,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_4_tag),23);
            tracep->chgBit(oldp+555,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_5_valid));
            tracep->chgBit(oldp+556,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_5_dirty));
            tracep->chgIData(oldp+557,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_5_tag),23);
            tracep->chgBit(oldp+558,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_6_valid));
            tracep->chgBit(oldp+559,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_6_dirty));
            tracep->chgIData(oldp+560,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_6_tag),23);
            tracep->chgBit(oldp+561,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_7_valid));
            tracep->chgBit(oldp+562,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_7_dirty));
            tracep->chgIData(oldp+563,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_7_tag),23);
            tracep->chgBit(oldp+564,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_8_valid));
            tracep->chgBit(oldp+565,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_8_dirty));
            tracep->chgIData(oldp+566,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_8_tag),23);
            tracep->chgBit(oldp+567,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_9_valid));
            tracep->chgBit(oldp+568,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_9_dirty));
            tracep->chgIData(oldp+569,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_9_tag),23);
            tracep->chgBit(oldp+570,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_10_valid));
            tracep->chgBit(oldp+571,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_10_dirty));
            tracep->chgIData(oldp+572,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_10_tag),23);
            tracep->chgBit(oldp+573,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_11_valid));
            tracep->chgBit(oldp+574,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_11_dirty));
            tracep->chgIData(oldp+575,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_11_tag),23);
            tracep->chgBit(oldp+576,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_12_valid));
            tracep->chgBit(oldp+577,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_12_dirty));
            tracep->chgIData(oldp+578,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_12_tag),23);
            tracep->chgBit(oldp+579,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_13_valid));
            tracep->chgBit(oldp+580,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_13_dirty));
            tracep->chgIData(oldp+581,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_13_tag),23);
            tracep->chgBit(oldp+582,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_14_valid));
            tracep->chgBit(oldp+583,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_14_dirty));
            tracep->chgIData(oldp+584,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_14_tag),23);
            tracep->chgBit(oldp+585,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_15_valid));
            tracep->chgBit(oldp+586,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_15_dirty));
            tracep->chgIData(oldp+587,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_15_tag),23);
            tracep->chgBit(oldp+588,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_16_valid));
            tracep->chgBit(oldp+589,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_16_dirty));
            tracep->chgIData(oldp+590,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_16_tag),23);
            tracep->chgBit(oldp+591,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_17_valid));
            tracep->chgBit(oldp+592,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_17_dirty));
            tracep->chgIData(oldp+593,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_17_tag),23);
            tracep->chgBit(oldp+594,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_18_valid));
            tracep->chgBit(oldp+595,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_18_dirty));
            tracep->chgIData(oldp+596,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_18_tag),23);
            tracep->chgBit(oldp+597,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_19_valid));
            tracep->chgBit(oldp+598,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_19_dirty));
            tracep->chgIData(oldp+599,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_19_tag),23);
            tracep->chgBit(oldp+600,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_20_valid));
            tracep->chgBit(oldp+601,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_20_dirty));
            tracep->chgIData(oldp+602,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_20_tag),23);
            tracep->chgBit(oldp+603,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_21_valid));
            tracep->chgBit(oldp+604,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_21_dirty));
            tracep->chgIData(oldp+605,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_21_tag),23);
            tracep->chgBit(oldp+606,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_22_valid));
            tracep->chgBit(oldp+607,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_22_dirty));
            tracep->chgIData(oldp+608,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_22_tag),23);
            tracep->chgBit(oldp+609,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_23_valid));
            tracep->chgBit(oldp+610,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_23_dirty));
            tracep->chgIData(oldp+611,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_23_tag),23);
            tracep->chgBit(oldp+612,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_24_valid));
            tracep->chgBit(oldp+613,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_24_dirty));
            tracep->chgIData(oldp+614,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_24_tag),23);
            tracep->chgBit(oldp+615,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_25_valid));
            tracep->chgBit(oldp+616,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_25_dirty));
            tracep->chgIData(oldp+617,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_25_tag),23);
            tracep->chgBit(oldp+618,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_26_valid));
            tracep->chgBit(oldp+619,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_26_dirty));
            tracep->chgIData(oldp+620,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_26_tag),23);
            tracep->chgBit(oldp+621,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_27_valid));
            tracep->chgBit(oldp+622,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_27_dirty));
            tracep->chgIData(oldp+623,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_27_tag),23);
            tracep->chgBit(oldp+624,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_28_valid));
            tracep->chgBit(oldp+625,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_28_dirty));
            tracep->chgIData(oldp+626,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_28_tag),23);
            tracep->chgBit(oldp+627,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_29_valid));
            tracep->chgBit(oldp+628,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_29_dirty));
            tracep->chgIData(oldp+629,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_29_tag),23);
            tracep->chgBit(oldp+630,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_30_valid));
            tracep->chgBit(oldp+631,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_30_dirty));
            tracep->chgIData(oldp+632,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_30_tag),23);
            tracep->chgBit(oldp+633,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_31_valid));
            tracep->chgBit(oldp+634,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_31_dirty));
            tracep->chgIData(oldp+635,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_2_31_tag),23);
            tracep->chgBit(oldp+636,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_0_valid));
            tracep->chgBit(oldp+637,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_0_dirty));
            tracep->chgIData(oldp+638,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_0_tag),23);
            tracep->chgBit(oldp+639,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_1_valid));
            tracep->chgBit(oldp+640,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_1_dirty));
            tracep->chgIData(oldp+641,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_1_tag),23);
            tracep->chgBit(oldp+642,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_2_valid));
            tracep->chgBit(oldp+643,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_2_dirty));
            tracep->chgIData(oldp+644,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_2_tag),23);
            tracep->chgBit(oldp+645,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_3_valid));
            tracep->chgBit(oldp+646,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_3_dirty));
            tracep->chgIData(oldp+647,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_3_tag),23);
            tracep->chgBit(oldp+648,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_4_valid));
            tracep->chgBit(oldp+649,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_4_dirty));
            tracep->chgIData(oldp+650,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_4_tag),23);
            tracep->chgBit(oldp+651,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_5_valid));
            tracep->chgBit(oldp+652,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_5_dirty));
            tracep->chgIData(oldp+653,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_5_tag),23);
            tracep->chgBit(oldp+654,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_6_valid));
            tracep->chgBit(oldp+655,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_6_dirty));
            tracep->chgIData(oldp+656,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_6_tag),23);
            tracep->chgBit(oldp+657,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_7_valid));
            tracep->chgBit(oldp+658,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_7_dirty));
            tracep->chgIData(oldp+659,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_7_tag),23);
            tracep->chgBit(oldp+660,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_8_valid));
            tracep->chgBit(oldp+661,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_8_dirty));
            tracep->chgIData(oldp+662,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_8_tag),23);
            tracep->chgBit(oldp+663,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_9_valid));
            tracep->chgBit(oldp+664,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_9_dirty));
            tracep->chgIData(oldp+665,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_9_tag),23);
            tracep->chgBit(oldp+666,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_10_valid));
            tracep->chgBit(oldp+667,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_10_dirty));
            tracep->chgIData(oldp+668,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_10_tag),23);
            tracep->chgBit(oldp+669,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_11_valid));
            tracep->chgBit(oldp+670,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_11_dirty));
            tracep->chgIData(oldp+671,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_11_tag),23);
            tracep->chgBit(oldp+672,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_12_valid));
            tracep->chgBit(oldp+673,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_12_dirty));
            tracep->chgIData(oldp+674,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_12_tag),23);
            tracep->chgBit(oldp+675,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_13_valid));
            tracep->chgBit(oldp+676,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_13_dirty));
            tracep->chgIData(oldp+677,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_13_tag),23);
            tracep->chgBit(oldp+678,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_14_valid));
            tracep->chgBit(oldp+679,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_14_dirty));
            tracep->chgIData(oldp+680,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_14_tag),23);
            tracep->chgBit(oldp+681,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_15_valid));
            tracep->chgBit(oldp+682,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_15_dirty));
            tracep->chgIData(oldp+683,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_15_tag),23);
            tracep->chgBit(oldp+684,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_16_valid));
            tracep->chgBit(oldp+685,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_16_dirty));
            tracep->chgIData(oldp+686,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_16_tag),23);
            tracep->chgBit(oldp+687,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_17_valid));
            tracep->chgBit(oldp+688,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_17_dirty));
            tracep->chgIData(oldp+689,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_17_tag),23);
            tracep->chgBit(oldp+690,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_18_valid));
            tracep->chgBit(oldp+691,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_18_dirty));
            tracep->chgIData(oldp+692,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_18_tag),23);
            tracep->chgBit(oldp+693,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_19_valid));
            tracep->chgBit(oldp+694,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_19_dirty));
            tracep->chgIData(oldp+695,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_19_tag),23);
            tracep->chgBit(oldp+696,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_20_valid));
            tracep->chgBit(oldp+697,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_20_dirty));
            tracep->chgIData(oldp+698,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_20_tag),23);
            tracep->chgBit(oldp+699,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_21_valid));
            tracep->chgBit(oldp+700,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_21_dirty));
            tracep->chgIData(oldp+701,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_21_tag),23);
            tracep->chgBit(oldp+702,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_22_valid));
            tracep->chgBit(oldp+703,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_22_dirty));
            tracep->chgIData(oldp+704,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_22_tag),23);
            tracep->chgBit(oldp+705,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_23_valid));
            tracep->chgBit(oldp+706,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_23_dirty));
            tracep->chgIData(oldp+707,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_23_tag),23);
            tracep->chgBit(oldp+708,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_24_valid));
            tracep->chgBit(oldp+709,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_24_dirty));
            tracep->chgIData(oldp+710,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_24_tag),23);
            tracep->chgBit(oldp+711,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_25_valid));
            tracep->chgBit(oldp+712,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_25_dirty));
            tracep->chgIData(oldp+713,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_25_tag),23);
            tracep->chgBit(oldp+714,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_26_valid));
            tracep->chgBit(oldp+715,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_26_dirty));
            tracep->chgIData(oldp+716,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_26_tag),23);
            tracep->chgBit(oldp+717,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_27_valid));
            tracep->chgBit(oldp+718,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_27_dirty));
            tracep->chgIData(oldp+719,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_27_tag),23);
            tracep->chgBit(oldp+720,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_28_valid));
            tracep->chgBit(oldp+721,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_28_dirty));
            tracep->chgIData(oldp+722,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_28_tag),23);
            tracep->chgBit(oldp+723,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_29_valid));
            tracep->chgBit(oldp+724,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_29_dirty));
            tracep->chgIData(oldp+725,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_29_tag),23);
            tracep->chgBit(oldp+726,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_30_valid));
            tracep->chgBit(oldp+727,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_30_dirty));
            tracep->chgIData(oldp+728,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_30_tag),23);
            tracep->chgBit(oldp+729,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_31_valid));
            tracep->chgBit(oldp+730,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_31_dirty));
            tracep->chgIData(oldp+731,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__cache_meta_3_31_tag),23);
            tracep->chgBit(oldp+732,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_0_valid));
            tracep->chgBit(oldp+733,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_0_dirty));
            tracep->chgIData(oldp+734,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_0_tag),23);
            tracep->chgBit(oldp+735,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_1_valid));
            tracep->chgBit(oldp+736,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_1_dirty));
            tracep->chgIData(oldp+737,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_1_tag),23);
            tracep->chgBit(oldp+738,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_2_valid));
            tracep->chgBit(oldp+739,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_2_dirty));
            tracep->chgIData(oldp+740,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_2_tag),23);
            tracep->chgBit(oldp+741,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_3_valid));
            tracep->chgBit(oldp+742,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_3_dirty));
            tracep->chgIData(oldp+743,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_3_tag),23);
            tracep->chgCData(oldp+744,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__data_addr),6);
            tracep->chgBit(oldp+745,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT___io_s1_to_s2_ready_T_2));
            tracep->chgCData(oldp+746,((0x1fU & (IData)(
                                                        (vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT___io_inst_mem_req_bits_addr_T_2 
                                                         >> 4U)))),5);
            tracep->chgIData(oldp+747,((0x7fffffU & (IData)(
                                                            (vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT___io_inst_mem_req_bits_addr_T_2 
                                                             >> 9U)))),23);
            tracep->chgCData(oldp+748,((0xfU & (IData)(vlSelf->SimTop__DOT__my_core_top__DOT__my_if__DOT___io_inst_mem_req_bits_addr_T_2))),4);
            tracep->chgQData(oldp+749,((((QData)((IData)(
                                                         vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__rdata[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__rdata[0U])))),64);
            tracep->chgQData(oldp+751,((((QData)((IData)(
                                                         vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__rdata[3U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__rdata[2U])))),64);
            tracep->chgQData(oldp+753,((((QData)((IData)(
                                                         vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__rdata[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__rdata[0U])))),64);
            tracep->chgQData(oldp+755,((((QData)((IData)(
                                                         vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__rdata[3U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__rdata[2U])))),64);
            tracep->chgQData(oldp+757,((((QData)((IData)(
                                                         vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__rdata[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__rdata[0U])))),64);
            tracep->chgQData(oldp+759,((((QData)((IData)(
                                                         vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__rdata[3U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__rdata[2U])))),64);
            tracep->chgQData(oldp+761,((((QData)((IData)(
                                                         vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__rdata[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__rdata[0U])))),64);
            tracep->chgQData(oldp+763,((((QData)((IData)(
                                                         vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__rdata[3U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__rdata[2U])))),64);
            tracep->chgBit(oldp+765,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT___io_s2_to_s3_ready_T_1));
            tracep->chgBit(oldp+766,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__s2_valid));
            tracep->chgBit(oldp+767,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__buf_wr));
            tracep->chgQData(oldp+768,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__buf_wdata),64);
            tracep->chgCData(oldp+770,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__buf_wstrb),8);
            tracep->chgBit(oldp+771,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__buf_mthrough));
            tracep->chgIData(oldp+772,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__buf_tag),23);
            tracep->chgCData(oldp+773,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__buf_index),5);
            tracep->chgCData(oldp+774,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__buf_offset),4);
            tracep->chgBit(oldp+775,((0U != (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__hit_array))));
            tracep->chgCData(oldp+776,((((IData)((0U 
                                                  != 
                                                  (3U 
                                                   & ((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H) 
                                                      >> 2U)))) 
                                         << 1U) | (IData)(
                                                          (0U 
                                                           != 
                                                           (0xaU 
                                                            & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H)))))),2);
            tracep->chgBit(oldp+777,((((((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H) 
                                         & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_0_valid)) 
                                        | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H) 
                                            >> 1U) 
                                           & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_1_valid))) 
                                       | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H) 
                                           >> 2U) & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_2_valid))) 
                                      | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H) 
                                          >> 3U) & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_3_valid)))));
            tracep->chgBit(oldp+778,((((((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H) 
                                         & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_0_dirty)) 
                                        | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H) 
                                            >> 1U) 
                                           & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_1_dirty))) 
                                       | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H) 
                                           >> 2U) & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_2_dirty))) 
                                      | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H) 
                                          >> 3U) & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_3_dirty)))));
            tracep->chgIData(oldp+779,((((((1U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                            ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_0_tag
                                            : 0U) | 
                                          ((2U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                            ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_1_tag
                                            : 0U)) 
                                         | ((4U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                             ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_2_tag
                                             : 0U)) 
                                        | ((8U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                            ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__meta_rd_3_tag
                                            : 0U))),23);
            tracep->chgQData(oldp+780,((((((1U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                            ? (((QData)((IData)(
                                                                vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__rdata[1U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__rdata[0U])))
                                            : 0ULL) 
                                          | ((2U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                              ? (((QData)((IData)(
                                                                  vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__rdata[1U])) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__rdata[0U])))
                                              : 0ULL)) 
                                         | ((4U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                             ? (((QData)((IData)(
                                                                 vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__rdata[1U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__rdata[0U])))
                                             : 0ULL)) 
                                        | ((8U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                            ? (((QData)((IData)(
                                                                vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__rdata[1U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__rdata[0U])))
                                            : 0ULL))),64);
            tracep->chgQData(oldp+782,((((((1U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                            ? (((QData)((IData)(
                                                                vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__rdata[3U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__rdata[2U])))
                                            : 0ULL) 
                                          | ((2U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                              ? (((QData)((IData)(
                                                                  vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__rdata[3U])) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__rdata[2U])))
                                              : 0ULL)) 
                                         | ((4U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                             ? (((QData)((IData)(
                                                                 vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__rdata[3U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__rdata[2U])))
                                             : 0ULL)) 
                                        | ((8U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H))
                                            ? (((QData)((IData)(
                                                                vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__rdata[3U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__rdata[2U])))
                                            : 0ULL))),64);
            tracep->chgCData(oldp+784,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__hit_array),4);
            tracep->chgCData(oldp+785,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__replace1H),4);
            tracep->chgCData(oldp+786,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage2__DOT__target_way1H),4);
            tracep->chgBit(oldp+787,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT___stage3_io_wt_en));
            tracep->chgCData(oldp+788,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_way),2);
            tracep->chgCData(oldp+789,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_index),5);
            tracep->chgBit(oldp+790,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_wr));
            tracep->chgIData(oldp+791,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_tag),23);
            tracep->chgBit(oldp+792,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__s3_valid));
            tracep->chgQData(oldp+793,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_wdata),64);
            tracep->chgCData(oldp+795,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_wstrb),8);
            tracep->chgCData(oldp+796,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_offset),4);
            tracep->chgBit(oldp+797,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_hit));
            tracep->chgBit(oldp+798,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_valid));
            tracep->chgBit(oldp+799,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_dirty));
            tracep->chgIData(oldp+800,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_tag),23);
            tracep->chgQData(oldp+801,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_0),64);
            tracep->chgQData(oldp+803,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__buf_target_line_data_1),64);
            tracep->chgCData(oldp+805,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__state),6);
            tracep->chgBit(oldp+806,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__cnt));
            tracep->chgQData(oldp+807,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__cpu_word_mask),64);
            tracep->chgBit(oldp+809,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__hit));
            tracep->chgBit(oldp+810,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__wb_en));
            tracep->chgBit(oldp+811,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__burst_last));
            tracep->chgBit(oldp+812,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__refill_hit));
            tracep->chgBit(oldp+813,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT__stage3__DOT__unnamedblk1__DOT__refill_come));
            tracep->chgBit(oldp+814,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_0_valid));
            tracep->chgBit(oldp+815,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_0_dirty));
            tracep->chgIData(oldp+816,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_0_tag),23);
            tracep->chgBit(oldp+817,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_1_valid));
            tracep->chgBit(oldp+818,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_1_dirty));
            tracep->chgIData(oldp+819,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_1_tag),23);
            tracep->chgBit(oldp+820,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_2_valid));
            tracep->chgBit(oldp+821,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_2_dirty));
            tracep->chgIData(oldp+822,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_2_tag),23);
            tracep->chgBit(oldp+823,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_3_valid));
            tracep->chgBit(oldp+824,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_3_dirty));
            tracep->chgIData(oldp+825,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_3_tag),23);
            tracep->chgBit(oldp+826,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_4_valid));
            tracep->chgBit(oldp+827,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_4_dirty));
            tracep->chgIData(oldp+828,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_4_tag),23);
            tracep->chgBit(oldp+829,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_5_valid));
            tracep->chgBit(oldp+830,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_5_dirty));
            tracep->chgIData(oldp+831,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_5_tag),23);
            tracep->chgBit(oldp+832,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_6_valid));
            tracep->chgBit(oldp+833,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_6_dirty));
            tracep->chgIData(oldp+834,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_6_tag),23);
            tracep->chgBit(oldp+835,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_7_valid));
            tracep->chgBit(oldp+836,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_7_dirty));
            tracep->chgIData(oldp+837,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_7_tag),23);
            tracep->chgBit(oldp+838,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_8_valid));
            tracep->chgBit(oldp+839,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_8_dirty));
            tracep->chgIData(oldp+840,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_8_tag),23);
            tracep->chgBit(oldp+841,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_9_valid));
            tracep->chgBit(oldp+842,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_9_dirty));
            tracep->chgIData(oldp+843,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_9_tag),23);
            tracep->chgBit(oldp+844,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_10_valid));
            tracep->chgBit(oldp+845,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_10_dirty));
            tracep->chgIData(oldp+846,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_10_tag),23);
            tracep->chgBit(oldp+847,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_11_valid));
            tracep->chgBit(oldp+848,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_11_dirty));
            tracep->chgIData(oldp+849,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_11_tag),23);
            tracep->chgBit(oldp+850,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_12_valid));
            tracep->chgBit(oldp+851,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_12_dirty));
            tracep->chgIData(oldp+852,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_12_tag),23);
            tracep->chgBit(oldp+853,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_13_valid));
            tracep->chgBit(oldp+854,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_13_dirty));
            tracep->chgIData(oldp+855,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_13_tag),23);
            tracep->chgBit(oldp+856,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_14_valid));
            tracep->chgBit(oldp+857,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_14_dirty));
            tracep->chgIData(oldp+858,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_14_tag),23);
            tracep->chgBit(oldp+859,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_15_valid));
            tracep->chgBit(oldp+860,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_15_dirty));
            tracep->chgIData(oldp+861,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_15_tag),23);
            tracep->chgBit(oldp+862,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_16_valid));
            tracep->chgBit(oldp+863,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_16_dirty));
            tracep->chgIData(oldp+864,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_16_tag),23);
            tracep->chgBit(oldp+865,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_17_valid));
            tracep->chgBit(oldp+866,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_17_dirty));
            tracep->chgIData(oldp+867,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_17_tag),23);
            tracep->chgBit(oldp+868,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_18_valid));
            tracep->chgBit(oldp+869,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_18_dirty));
            tracep->chgIData(oldp+870,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_18_tag),23);
            tracep->chgBit(oldp+871,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_19_valid));
            tracep->chgBit(oldp+872,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_19_dirty));
            tracep->chgIData(oldp+873,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_19_tag),23);
            tracep->chgBit(oldp+874,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_20_valid));
            tracep->chgBit(oldp+875,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_20_dirty));
            tracep->chgIData(oldp+876,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_20_tag),23);
            tracep->chgBit(oldp+877,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_21_valid));
            tracep->chgBit(oldp+878,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_21_dirty));
            tracep->chgIData(oldp+879,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_21_tag),23);
            tracep->chgBit(oldp+880,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_22_valid));
            tracep->chgBit(oldp+881,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_22_dirty));
            tracep->chgIData(oldp+882,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_22_tag),23);
            tracep->chgBit(oldp+883,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_23_valid));
            tracep->chgBit(oldp+884,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_23_dirty));
            tracep->chgIData(oldp+885,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_23_tag),23);
            tracep->chgBit(oldp+886,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_24_valid));
            tracep->chgBit(oldp+887,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_24_dirty));
            tracep->chgIData(oldp+888,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_24_tag),23);
            tracep->chgBit(oldp+889,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_25_valid));
            tracep->chgBit(oldp+890,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_25_dirty));
            tracep->chgIData(oldp+891,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_25_tag),23);
            tracep->chgBit(oldp+892,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_26_valid));
            tracep->chgBit(oldp+893,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_26_dirty));
            tracep->chgIData(oldp+894,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_26_tag),23);
            tracep->chgBit(oldp+895,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_27_valid));
            tracep->chgBit(oldp+896,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_27_dirty));
            tracep->chgIData(oldp+897,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_27_tag),23);
            tracep->chgBit(oldp+898,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_28_valid));
            tracep->chgBit(oldp+899,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_28_dirty));
            tracep->chgIData(oldp+900,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_28_tag),23);
            tracep->chgBit(oldp+901,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_29_valid));
            tracep->chgBit(oldp+902,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_29_dirty));
            tracep->chgIData(oldp+903,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_29_tag),23);
            tracep->chgBit(oldp+904,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_30_valid));
            tracep->chgBit(oldp+905,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_30_dirty));
            tracep->chgIData(oldp+906,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_30_tag),23);
            tracep->chgBit(oldp+907,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_31_valid));
            tracep->chgBit(oldp+908,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_31_dirty));
            tracep->chgIData(oldp+909,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_0_31_tag),23);
            tracep->chgBit(oldp+910,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_0_valid));
            tracep->chgBit(oldp+911,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_0_dirty));
            tracep->chgIData(oldp+912,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_0_tag),23);
            tracep->chgBit(oldp+913,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_1_valid));
            tracep->chgBit(oldp+914,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_1_dirty));
            tracep->chgIData(oldp+915,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_1_tag),23);
            tracep->chgBit(oldp+916,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_2_valid));
            tracep->chgBit(oldp+917,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_2_dirty));
            tracep->chgIData(oldp+918,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_2_tag),23);
            tracep->chgBit(oldp+919,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_3_valid));
            tracep->chgBit(oldp+920,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_3_dirty));
            tracep->chgIData(oldp+921,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_3_tag),23);
            tracep->chgBit(oldp+922,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_4_valid));
            tracep->chgBit(oldp+923,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_4_dirty));
            tracep->chgIData(oldp+924,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_4_tag),23);
            tracep->chgBit(oldp+925,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_5_valid));
            tracep->chgBit(oldp+926,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_5_dirty));
            tracep->chgIData(oldp+927,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_5_tag),23);
            tracep->chgBit(oldp+928,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_6_valid));
            tracep->chgBit(oldp+929,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_6_dirty));
            tracep->chgIData(oldp+930,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_6_tag),23);
            tracep->chgBit(oldp+931,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_7_valid));
            tracep->chgBit(oldp+932,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_7_dirty));
            tracep->chgIData(oldp+933,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_7_tag),23);
            tracep->chgBit(oldp+934,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_8_valid));
            tracep->chgBit(oldp+935,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_8_dirty));
            tracep->chgIData(oldp+936,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_8_tag),23);
            tracep->chgBit(oldp+937,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_9_valid));
            tracep->chgBit(oldp+938,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_9_dirty));
            tracep->chgIData(oldp+939,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_9_tag),23);
            tracep->chgBit(oldp+940,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_10_valid));
            tracep->chgBit(oldp+941,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_10_dirty));
            tracep->chgIData(oldp+942,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_10_tag),23);
            tracep->chgBit(oldp+943,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_11_valid));
            tracep->chgBit(oldp+944,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_11_dirty));
            tracep->chgIData(oldp+945,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_11_tag),23);
            tracep->chgBit(oldp+946,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_12_valid));
            tracep->chgBit(oldp+947,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_12_dirty));
            tracep->chgIData(oldp+948,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_12_tag),23);
            tracep->chgBit(oldp+949,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_13_valid));
            tracep->chgBit(oldp+950,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_13_dirty));
            tracep->chgIData(oldp+951,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_13_tag),23);
            tracep->chgBit(oldp+952,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_14_valid));
            tracep->chgBit(oldp+953,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_14_dirty));
            tracep->chgIData(oldp+954,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_14_tag),23);
            tracep->chgBit(oldp+955,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_15_valid));
            tracep->chgBit(oldp+956,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_15_dirty));
            tracep->chgIData(oldp+957,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_15_tag),23);
            tracep->chgBit(oldp+958,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_16_valid));
            tracep->chgBit(oldp+959,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_16_dirty));
            tracep->chgIData(oldp+960,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_16_tag),23);
            tracep->chgBit(oldp+961,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_17_valid));
            tracep->chgBit(oldp+962,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_17_dirty));
            tracep->chgIData(oldp+963,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_17_tag),23);
            tracep->chgBit(oldp+964,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_18_valid));
            tracep->chgBit(oldp+965,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_18_dirty));
            tracep->chgIData(oldp+966,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_18_tag),23);
            tracep->chgBit(oldp+967,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_19_valid));
            tracep->chgBit(oldp+968,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_19_dirty));
            tracep->chgIData(oldp+969,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_19_tag),23);
            tracep->chgBit(oldp+970,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_20_valid));
            tracep->chgBit(oldp+971,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_20_dirty));
            tracep->chgIData(oldp+972,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_20_tag),23);
            tracep->chgBit(oldp+973,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_21_valid));
            tracep->chgBit(oldp+974,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_21_dirty));
            tracep->chgIData(oldp+975,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_21_tag),23);
            tracep->chgBit(oldp+976,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_22_valid));
            tracep->chgBit(oldp+977,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_22_dirty));
            tracep->chgIData(oldp+978,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_22_tag),23);
            tracep->chgBit(oldp+979,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_23_valid));
            tracep->chgBit(oldp+980,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_23_dirty));
            tracep->chgIData(oldp+981,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_23_tag),23);
            tracep->chgBit(oldp+982,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_24_valid));
            tracep->chgBit(oldp+983,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_24_dirty));
            tracep->chgIData(oldp+984,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_24_tag),23);
            tracep->chgBit(oldp+985,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_25_valid));
            tracep->chgBit(oldp+986,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_25_dirty));
            tracep->chgIData(oldp+987,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_25_tag),23);
            tracep->chgBit(oldp+988,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_26_valid));
            tracep->chgBit(oldp+989,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_26_dirty));
            tracep->chgIData(oldp+990,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_26_tag),23);
            tracep->chgBit(oldp+991,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_27_valid));
            tracep->chgBit(oldp+992,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_27_dirty));
            tracep->chgIData(oldp+993,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_27_tag),23);
            tracep->chgBit(oldp+994,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_28_valid));
            tracep->chgBit(oldp+995,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_28_dirty));
            tracep->chgIData(oldp+996,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_28_tag),23);
            tracep->chgBit(oldp+997,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_29_valid));
            tracep->chgBit(oldp+998,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_29_dirty));
            tracep->chgIData(oldp+999,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_29_tag),23);
            tracep->chgBit(oldp+1000,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_30_valid));
            tracep->chgBit(oldp+1001,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_30_dirty));
            tracep->chgIData(oldp+1002,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_30_tag),23);
            tracep->chgBit(oldp+1003,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_31_valid));
            tracep->chgBit(oldp+1004,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_31_dirty));
            tracep->chgIData(oldp+1005,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_1_31_tag),23);
            tracep->chgBit(oldp+1006,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_0_valid));
            tracep->chgBit(oldp+1007,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_0_dirty));
            tracep->chgIData(oldp+1008,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_0_tag),23);
            tracep->chgBit(oldp+1009,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_1_valid));
            tracep->chgBit(oldp+1010,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_1_dirty));
            tracep->chgIData(oldp+1011,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_1_tag),23);
            tracep->chgBit(oldp+1012,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_2_valid));
            tracep->chgBit(oldp+1013,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_2_dirty));
            tracep->chgIData(oldp+1014,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_2_tag),23);
            tracep->chgBit(oldp+1015,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_3_valid));
            tracep->chgBit(oldp+1016,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_3_dirty));
            tracep->chgIData(oldp+1017,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_3_tag),23);
            tracep->chgBit(oldp+1018,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_4_valid));
            tracep->chgBit(oldp+1019,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_4_dirty));
            tracep->chgIData(oldp+1020,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_4_tag),23);
            tracep->chgBit(oldp+1021,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_5_valid));
            tracep->chgBit(oldp+1022,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_5_dirty));
            tracep->chgIData(oldp+1023,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_5_tag),23);
            tracep->chgBit(oldp+1024,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_6_valid));
            tracep->chgBit(oldp+1025,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_6_dirty));
            tracep->chgIData(oldp+1026,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_6_tag),23);
            tracep->chgBit(oldp+1027,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_7_valid));
            tracep->chgBit(oldp+1028,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_7_dirty));
            tracep->chgIData(oldp+1029,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_7_tag),23);
            tracep->chgBit(oldp+1030,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_8_valid));
            tracep->chgBit(oldp+1031,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_8_dirty));
            tracep->chgIData(oldp+1032,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_8_tag),23);
            tracep->chgBit(oldp+1033,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_9_valid));
            tracep->chgBit(oldp+1034,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_9_dirty));
            tracep->chgIData(oldp+1035,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_9_tag),23);
            tracep->chgBit(oldp+1036,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_10_valid));
            tracep->chgBit(oldp+1037,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_10_dirty));
            tracep->chgIData(oldp+1038,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_10_tag),23);
            tracep->chgBit(oldp+1039,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_11_valid));
            tracep->chgBit(oldp+1040,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_11_dirty));
            tracep->chgIData(oldp+1041,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_11_tag),23);
            tracep->chgBit(oldp+1042,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_12_valid));
            tracep->chgBit(oldp+1043,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_12_dirty));
            tracep->chgIData(oldp+1044,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_12_tag),23);
            tracep->chgBit(oldp+1045,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_13_valid));
            tracep->chgBit(oldp+1046,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_13_dirty));
            tracep->chgIData(oldp+1047,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_13_tag),23);
            tracep->chgBit(oldp+1048,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_14_valid));
            tracep->chgBit(oldp+1049,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_14_dirty));
            tracep->chgIData(oldp+1050,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_14_tag),23);
            tracep->chgBit(oldp+1051,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_15_valid));
            tracep->chgBit(oldp+1052,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_15_dirty));
            tracep->chgIData(oldp+1053,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_15_tag),23);
            tracep->chgBit(oldp+1054,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_16_valid));
            tracep->chgBit(oldp+1055,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_16_dirty));
            tracep->chgIData(oldp+1056,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_16_tag),23);
            tracep->chgBit(oldp+1057,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_17_valid));
            tracep->chgBit(oldp+1058,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_17_dirty));
            tracep->chgIData(oldp+1059,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_17_tag),23);
            tracep->chgBit(oldp+1060,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_18_valid));
            tracep->chgBit(oldp+1061,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_18_dirty));
            tracep->chgIData(oldp+1062,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_18_tag),23);
            tracep->chgBit(oldp+1063,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_19_valid));
            tracep->chgBit(oldp+1064,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_19_dirty));
            tracep->chgIData(oldp+1065,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_19_tag),23);
            tracep->chgBit(oldp+1066,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_20_valid));
            tracep->chgBit(oldp+1067,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_20_dirty));
            tracep->chgIData(oldp+1068,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_20_tag),23);
            tracep->chgBit(oldp+1069,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_21_valid));
            tracep->chgBit(oldp+1070,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_21_dirty));
            tracep->chgIData(oldp+1071,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_21_tag),23);
            tracep->chgBit(oldp+1072,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_22_valid));
            tracep->chgBit(oldp+1073,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_22_dirty));
            tracep->chgIData(oldp+1074,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_22_tag),23);
            tracep->chgBit(oldp+1075,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_23_valid));
            tracep->chgBit(oldp+1076,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_23_dirty));
            tracep->chgIData(oldp+1077,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_23_tag),23);
            tracep->chgBit(oldp+1078,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_24_valid));
            tracep->chgBit(oldp+1079,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_24_dirty));
            tracep->chgIData(oldp+1080,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_24_tag),23);
            tracep->chgBit(oldp+1081,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_25_valid));
            tracep->chgBit(oldp+1082,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_25_dirty));
            tracep->chgIData(oldp+1083,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_25_tag),23);
            tracep->chgBit(oldp+1084,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_26_valid));
            tracep->chgBit(oldp+1085,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_26_dirty));
            tracep->chgIData(oldp+1086,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_26_tag),23);
            tracep->chgBit(oldp+1087,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_27_valid));
            tracep->chgBit(oldp+1088,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_27_dirty));
            tracep->chgIData(oldp+1089,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_27_tag),23);
            tracep->chgBit(oldp+1090,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_28_valid));
            tracep->chgBit(oldp+1091,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_28_dirty));
            tracep->chgIData(oldp+1092,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_28_tag),23);
            tracep->chgBit(oldp+1093,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_29_valid));
            tracep->chgBit(oldp+1094,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_29_dirty));
            tracep->chgIData(oldp+1095,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_29_tag),23);
            tracep->chgBit(oldp+1096,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_30_valid));
            tracep->chgBit(oldp+1097,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_30_dirty));
            tracep->chgIData(oldp+1098,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_30_tag),23);
            tracep->chgBit(oldp+1099,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_31_valid));
            tracep->chgBit(oldp+1100,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_31_dirty));
            tracep->chgIData(oldp+1101,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_2_31_tag),23);
            tracep->chgBit(oldp+1102,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_0_valid));
            tracep->chgBit(oldp+1103,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_0_dirty));
            tracep->chgIData(oldp+1104,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_0_tag),23);
            tracep->chgBit(oldp+1105,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_1_valid));
            tracep->chgBit(oldp+1106,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_1_dirty));
            tracep->chgIData(oldp+1107,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_1_tag),23);
            tracep->chgBit(oldp+1108,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_2_valid));
            tracep->chgBit(oldp+1109,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_2_dirty));
            tracep->chgIData(oldp+1110,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_2_tag),23);
            tracep->chgBit(oldp+1111,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_3_valid));
            tracep->chgBit(oldp+1112,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_3_dirty));
            tracep->chgIData(oldp+1113,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_3_tag),23);
            tracep->chgBit(oldp+1114,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_4_valid));
            tracep->chgBit(oldp+1115,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_4_dirty));
            tracep->chgIData(oldp+1116,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_4_tag),23);
            tracep->chgBit(oldp+1117,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_5_valid));
            tracep->chgBit(oldp+1118,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_5_dirty));
            tracep->chgIData(oldp+1119,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_5_tag),23);
            tracep->chgBit(oldp+1120,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_6_valid));
            tracep->chgBit(oldp+1121,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_6_dirty));
            tracep->chgIData(oldp+1122,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_6_tag),23);
            tracep->chgBit(oldp+1123,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_7_valid));
            tracep->chgBit(oldp+1124,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_7_dirty));
            tracep->chgIData(oldp+1125,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_7_tag),23);
            tracep->chgBit(oldp+1126,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_8_valid));
            tracep->chgBit(oldp+1127,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_8_dirty));
            tracep->chgIData(oldp+1128,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_8_tag),23);
            tracep->chgBit(oldp+1129,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_9_valid));
            tracep->chgBit(oldp+1130,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_9_dirty));
            tracep->chgIData(oldp+1131,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_9_tag),23);
            tracep->chgBit(oldp+1132,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_10_valid));
            tracep->chgBit(oldp+1133,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_10_dirty));
            tracep->chgIData(oldp+1134,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_10_tag),23);
            tracep->chgBit(oldp+1135,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_11_valid));
            tracep->chgBit(oldp+1136,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_11_dirty));
            tracep->chgIData(oldp+1137,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_11_tag),23);
            tracep->chgBit(oldp+1138,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_12_valid));
            tracep->chgBit(oldp+1139,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_12_dirty));
            tracep->chgIData(oldp+1140,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_12_tag),23);
            tracep->chgBit(oldp+1141,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_13_valid));
            tracep->chgBit(oldp+1142,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_13_dirty));
            tracep->chgIData(oldp+1143,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_13_tag),23);
            tracep->chgBit(oldp+1144,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_14_valid));
            tracep->chgBit(oldp+1145,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_14_dirty));
            tracep->chgIData(oldp+1146,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_14_tag),23);
            tracep->chgBit(oldp+1147,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_15_valid));
            tracep->chgBit(oldp+1148,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_15_dirty));
            tracep->chgIData(oldp+1149,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_15_tag),23);
            tracep->chgBit(oldp+1150,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_16_valid));
            tracep->chgBit(oldp+1151,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_16_dirty));
            tracep->chgIData(oldp+1152,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_16_tag),23);
            tracep->chgBit(oldp+1153,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_17_valid));
            tracep->chgBit(oldp+1154,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_17_dirty));
            tracep->chgIData(oldp+1155,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_17_tag),23);
            tracep->chgBit(oldp+1156,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_18_valid));
            tracep->chgBit(oldp+1157,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_18_dirty));
            tracep->chgIData(oldp+1158,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_18_tag),23);
            tracep->chgBit(oldp+1159,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_19_valid));
            tracep->chgBit(oldp+1160,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_19_dirty));
            tracep->chgIData(oldp+1161,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_19_tag),23);
            tracep->chgBit(oldp+1162,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_20_valid));
            tracep->chgBit(oldp+1163,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_20_dirty));
            tracep->chgIData(oldp+1164,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_20_tag),23);
            tracep->chgBit(oldp+1165,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_21_valid));
            tracep->chgBit(oldp+1166,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_21_dirty));
            tracep->chgIData(oldp+1167,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_21_tag),23);
            tracep->chgBit(oldp+1168,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_22_valid));
            tracep->chgBit(oldp+1169,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_22_dirty));
            tracep->chgIData(oldp+1170,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_22_tag),23);
            tracep->chgBit(oldp+1171,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_23_valid));
            tracep->chgBit(oldp+1172,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_23_dirty));
            tracep->chgIData(oldp+1173,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_23_tag),23);
            tracep->chgBit(oldp+1174,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_24_valid));
            tracep->chgBit(oldp+1175,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_24_dirty));
            tracep->chgIData(oldp+1176,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_24_tag),23);
            tracep->chgBit(oldp+1177,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_25_valid));
            tracep->chgBit(oldp+1178,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_25_dirty));
            tracep->chgIData(oldp+1179,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_25_tag),23);
            tracep->chgBit(oldp+1180,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_26_valid));
            tracep->chgBit(oldp+1181,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_26_dirty));
            tracep->chgIData(oldp+1182,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_26_tag),23);
            tracep->chgBit(oldp+1183,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_27_valid));
            tracep->chgBit(oldp+1184,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_27_dirty));
            tracep->chgIData(oldp+1185,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_27_tag),23);
            tracep->chgBit(oldp+1186,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_28_valid));
            tracep->chgBit(oldp+1187,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_28_dirty));
            tracep->chgIData(oldp+1188,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_28_tag),23);
            tracep->chgBit(oldp+1189,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_29_valid));
            tracep->chgBit(oldp+1190,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_29_dirty));
            tracep->chgIData(oldp+1191,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_29_tag),23);
            tracep->chgBit(oldp+1192,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_30_valid));
            tracep->chgBit(oldp+1193,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_30_dirty));
            tracep->chgIData(oldp+1194,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_30_tag),23);
            tracep->chgBit(oldp+1195,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_31_valid));
            tracep->chgBit(oldp+1196,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_31_dirty));
            tracep->chgIData(oldp+1197,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__cache_meta_3_31_tag),23);
            tracep->chgBit(oldp+1198,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_0_valid));
            tracep->chgBit(oldp+1199,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_0_dirty));
            tracep->chgIData(oldp+1200,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_0_tag),23);
            tracep->chgBit(oldp+1201,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_1_valid));
            tracep->chgBit(oldp+1202,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_1_dirty));
            tracep->chgIData(oldp+1203,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_1_tag),23);
            tracep->chgBit(oldp+1204,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_2_valid));
            tracep->chgBit(oldp+1205,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_2_dirty));
            tracep->chgIData(oldp+1206,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_2_tag),23);
            tracep->chgBit(oldp+1207,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_3_valid));
            tracep->chgBit(oldp+1208,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_3_dirty));
            tracep->chgIData(oldp+1209,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_3_tag),23);
            tracep->chgCData(oldp+1210,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__data_addr),6);
            tracep->chgBit(oldp+1211,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT___io_s1_to_s2_ready_T_2));
            tracep->chgCData(oldp+1212,((0x1fU & (IData)(
                                                         (vlSelf->SimTop__DOT__my_core_top__DOT___my_ex_io_ex2mem_result 
                                                          >> 4U)))),5);
            tracep->chgIData(oldp+1213,((0x7fffffU 
                                         & (IData)(
                                                   (vlSelf->SimTop__DOT__my_core_top__DOT___my_ex_io_ex2mem_result 
                                                    >> 9U)))),23);
            tracep->chgCData(oldp+1214,((8U & ((IData)(
                                                       (vlSelf->SimTop__DOT__my_core_top__DOT___my_ex_io_ex2mem_result 
                                                        >> 3U)) 
                                               << 3U))),4);
            tracep->chgQData(oldp+1215,((((QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__rdata[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__rdata[0U])))),64);
            tracep->chgQData(oldp+1217,((((QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__rdata[3U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__rdata[2U])))),64);
            tracep->chgQData(oldp+1219,((((QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__rdata[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__rdata[0U])))),64);
            tracep->chgQData(oldp+1221,((((QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__rdata[3U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__rdata[2U])))),64);
            tracep->chgQData(oldp+1223,((((QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__rdata[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__rdata[0U])))),64);
            tracep->chgQData(oldp+1225,((((QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__rdata[3U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__rdata[2U])))),64);
            tracep->chgQData(oldp+1227,((((QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__rdata[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__rdata[0U])))),64);
            tracep->chgQData(oldp+1229,((((QData)((IData)(
                                                          vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__rdata[3U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__rdata[2U])))),64);
            tracep->chgBit(oldp+1231,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT___io_s2_to_s3_ready_T_1));
            tracep->chgBit(oldp+1232,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__s2_valid));
            tracep->chgBit(oldp+1233,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__buf_wr));
            tracep->chgQData(oldp+1234,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__buf_wdata),64);
            tracep->chgCData(oldp+1236,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__buf_wstrb),8);
            tracep->chgBit(oldp+1237,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__buf_mthrough));
            tracep->chgIData(oldp+1238,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__buf_tag),23);
            tracep->chgCData(oldp+1239,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__buf_index),5);
            tracep->chgCData(oldp+1240,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__buf_offset),4);
            tracep->chgBit(oldp+1241,((0U != (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__hit_array))));
            tracep->chgCData(oldp+1242,((((IData)((0U 
                                                   != 
                                                   (3U 
                                                    & ((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H) 
                                                       >> 2U)))) 
                                          << 1U) | (IData)(
                                                           (0U 
                                                            != 
                                                            (0xaU 
                                                             & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H)))))),2);
            tracep->chgBit(oldp+1243,((((((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H) 
                                          & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_0_valid)) 
                                         | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H) 
                                             >> 1U) 
                                            & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_1_valid))) 
                                        | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H) 
                                            >> 2U) 
                                           & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_2_valid))) 
                                       | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H) 
                                           >> 3U) & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_3_valid)))));
            tracep->chgBit(oldp+1244,((((((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H) 
                                          & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_0_dirty)) 
                                         | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H) 
                                             >> 1U) 
                                            & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_1_dirty))) 
                                        | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H) 
                                            >> 2U) 
                                           & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_2_dirty))) 
                                       | (((IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H) 
                                           >> 3U) & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_3_dirty)))));
            tracep->chgIData(oldp+1245,((((((1U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                             ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_0_tag
                                             : 0U) 
                                           | ((2U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                               ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_1_tag
                                               : 0U)) 
                                          | ((4U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                              ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_2_tag
                                              : 0U)) 
                                         | ((8U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                             ? vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__meta_rd_3_tag
                                             : 0U))),23);
            tracep->chgQData(oldp+1246,((((((1U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                             ? (((QData)((IData)(
                                                                 vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__rdata[1U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__rdata[0U])))
                                             : 0ULL) 
                                           | ((2U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                               ? (((QData)((IData)(
                                                                   vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__rdata[1U])) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__rdata[0U])))
                                               : 0ULL)) 
                                          | ((4U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                              ? (((QData)((IData)(
                                                                  vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__rdata[1U])) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__rdata[0U])))
                                              : 0ULL)) 
                                         | ((8U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                             ? (((QData)((IData)(
                                                                 vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__rdata[1U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__rdata[0U])))
                                             : 0ULL))),64);
            tracep->chgQData(oldp+1248,((((((1U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                             ? (((QData)((IData)(
                                                                 vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__rdata[3U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__rdata[2U])))
                                             : 0ULL) 
                                           | ((2U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                               ? (((QData)((IData)(
                                                                   vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__rdata[3U])) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__rdata[2U])))
                                               : 0ULL)) 
                                          | ((4U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                              ? (((QData)((IData)(
                                                                  vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__rdata[3U])) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__rdata[2U])))
                                              : 0ULL)) 
                                         | ((8U & (IData)(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H))
                                             ? (((QData)((IData)(
                                                                 vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__rdata[3U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__rdata[2U])))
                                             : 0ULL))),64);
            tracep->chgCData(oldp+1250,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__hit_array),4);
            tracep->chgCData(oldp+1251,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__replace1H),4);
            tracep->chgCData(oldp+1252,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage2__DOT__target_way1H),4);
            tracep->chgBit(oldp+1253,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT___stage3_io_wt_en));
            tracep->chgCData(oldp+1254,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_target_way),2);
            tracep->chgCData(oldp+1255,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_index),5);
            tracep->chgBit(oldp+1256,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_wr));
            tracep->chgIData(oldp+1257,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_tag),23);
            tracep->chgBit(oldp+1258,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__s3_valid));
            tracep->chgQData(oldp+1259,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_wdata),64);
            tracep->chgCData(oldp+1261,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_wstrb),8);
            tracep->chgCData(oldp+1262,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_offset),4);
            tracep->chgBit(oldp+1263,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_hit));
            tracep->chgBit(oldp+1264,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_target_line_valid));
            tracep->chgBit(oldp+1265,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_target_line_dirty));
            tracep->chgIData(oldp+1266,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_target_line_tag),23);
            tracep->chgQData(oldp+1267,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_target_line_data_0),64);
            tracep->chgQData(oldp+1269,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__buf_target_line_data_1),64);
            tracep->chgCData(oldp+1271,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__state),6);
            tracep->chgBit(oldp+1272,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__cnt));
            tracep->chgQData(oldp+1273,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__cpu_word_mask),64);
            tracep->chgBit(oldp+1275,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__hit));
            tracep->chgBit(oldp+1276,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__wb_en));
            tracep->chgBit(oldp+1277,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__burst_last));
            tracep->chgBit(oldp+1278,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__refill_hit));
            tracep->chgBit(oldp+1279,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT__stage3__DOT__unnamedblk1__DOT__refill_come));
            tracep->chgBit(oldp+1280,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__PVT___T_12));
            tracep->chgBit(oldp+1281,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__Vcellinp__CacheDataRam__io_WEN));
            tracep->chgWData(oldp+1282,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__rdata),128);
            tracep->chgWData(oldp+1286,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_0),128);
            tracep->chgWData(oldp+1290,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_1),128);
            tracep->chgWData(oldp+1294,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_2),128);
            tracep->chgWData(oldp+1298,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_3),128);
            tracep->chgWData(oldp+1302,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_4),128);
            tracep->chgWData(oldp+1306,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_5),128);
            tracep->chgWData(oldp+1310,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_6),128);
            tracep->chgWData(oldp+1314,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_7),128);
            tracep->chgWData(oldp+1318,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_8),128);
            tracep->chgWData(oldp+1322,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_9),128);
            tracep->chgWData(oldp+1326,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_10),128);
            tracep->chgWData(oldp+1330,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_11),128);
            tracep->chgWData(oldp+1334,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_12),128);
            tracep->chgWData(oldp+1338,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_13),128);
            tracep->chgWData(oldp+1342,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_14),128);
            tracep->chgWData(oldp+1346,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_15),128);
            tracep->chgWData(oldp+1350,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_16),128);
            tracep->chgWData(oldp+1354,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_17),128);
            tracep->chgWData(oldp+1358,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_18),128);
            tracep->chgWData(oldp+1362,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_19),128);
            tracep->chgWData(oldp+1366,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_20),128);
            tracep->chgWData(oldp+1370,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_21),128);
            tracep->chgWData(oldp+1374,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_22),128);
            tracep->chgWData(oldp+1378,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_23),128);
            tracep->chgWData(oldp+1382,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_24),128);
            tracep->chgWData(oldp+1386,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_25),128);
            tracep->chgWData(oldp+1390,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_26),128);
            tracep->chgWData(oldp+1394,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_27),128);
            tracep->chgWData(oldp+1398,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_28),128);
            tracep->chgWData(oldp+1402,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_29),128);
            tracep->chgWData(oldp+1406,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_30),128);
            tracep->chgWData(oldp+1410,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_31),128);
            tracep->chgWData(oldp+1414,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_32),128);
            tracep->chgWData(oldp+1418,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_33),128);
            tracep->chgWData(oldp+1422,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_34),128);
            tracep->chgWData(oldp+1426,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_35),128);
            tracep->chgWData(oldp+1430,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_36),128);
            tracep->chgWData(oldp+1434,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_37),128);
            tracep->chgWData(oldp+1438,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_38),128);
            tracep->chgWData(oldp+1442,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_39),128);
            tracep->chgWData(oldp+1446,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_40),128);
            tracep->chgWData(oldp+1450,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_41),128);
            tracep->chgWData(oldp+1454,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_42),128);
            tracep->chgWData(oldp+1458,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_43),128);
            tracep->chgWData(oldp+1462,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_44),128);
            tracep->chgWData(oldp+1466,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_45),128);
            tracep->chgWData(oldp+1470,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_46),128);
            tracep->chgWData(oldp+1474,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_47),128);
            tracep->chgWData(oldp+1478,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_48),128);
            tracep->chgWData(oldp+1482,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_49),128);
            tracep->chgWData(oldp+1486,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_50),128);
            tracep->chgWData(oldp+1490,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_51),128);
            tracep->chgWData(oldp+1494,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_52),128);
            tracep->chgWData(oldp+1498,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_53),128);
            tracep->chgWData(oldp+1502,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_54),128);
            tracep->chgWData(oldp+1506,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_55),128);
            tracep->chgWData(oldp+1510,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_56),128);
            tracep->chgWData(oldp+1514,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_57),128);
            tracep->chgWData(oldp+1518,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_58),128);
            tracep->chgWData(oldp+1522,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_59),128);
            tracep->chgWData(oldp+1526,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_60),128);
            tracep->chgWData(oldp+1530,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_61),128);
            tracep->chgWData(oldp+1534,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_62),128);
            tracep->chgWData(oldp+1538,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam.__PVT__ram_63),128);
            tracep->chgBit(oldp+1542,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__Vcellinp__CacheDataRam_1__io_WEN));
            tracep->chgWData(oldp+1543,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__rdata),128);
            tracep->chgWData(oldp+1547,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_0),128);
            tracep->chgWData(oldp+1551,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_1),128);
            tracep->chgWData(oldp+1555,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_2),128);
            tracep->chgWData(oldp+1559,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_3),128);
            tracep->chgWData(oldp+1563,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_4),128);
            tracep->chgWData(oldp+1567,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_5),128);
            tracep->chgWData(oldp+1571,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_6),128);
            tracep->chgWData(oldp+1575,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_7),128);
            tracep->chgWData(oldp+1579,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_8),128);
            tracep->chgWData(oldp+1583,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_9),128);
            tracep->chgWData(oldp+1587,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_10),128);
            tracep->chgWData(oldp+1591,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_11),128);
            tracep->chgWData(oldp+1595,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_12),128);
            tracep->chgWData(oldp+1599,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_13),128);
            tracep->chgWData(oldp+1603,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_14),128);
            tracep->chgWData(oldp+1607,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_15),128);
            tracep->chgWData(oldp+1611,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_16),128);
            tracep->chgWData(oldp+1615,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_17),128);
            tracep->chgWData(oldp+1619,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_18),128);
            tracep->chgWData(oldp+1623,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_19),128);
            tracep->chgWData(oldp+1627,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_20),128);
            tracep->chgWData(oldp+1631,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_21),128);
            tracep->chgWData(oldp+1635,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_22),128);
            tracep->chgWData(oldp+1639,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_23),128);
            tracep->chgWData(oldp+1643,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_24),128);
            tracep->chgWData(oldp+1647,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_25),128);
            tracep->chgWData(oldp+1651,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_26),128);
            tracep->chgWData(oldp+1655,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_27),128);
            tracep->chgWData(oldp+1659,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_28),128);
            tracep->chgWData(oldp+1663,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_29),128);
            tracep->chgWData(oldp+1667,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_30),128);
            tracep->chgWData(oldp+1671,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_31),128);
            tracep->chgWData(oldp+1675,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_32),128);
            tracep->chgWData(oldp+1679,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_33),128);
            tracep->chgWData(oldp+1683,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_34),128);
            tracep->chgWData(oldp+1687,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_35),128);
            tracep->chgWData(oldp+1691,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_36),128);
            tracep->chgWData(oldp+1695,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_37),128);
            tracep->chgWData(oldp+1699,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_38),128);
            tracep->chgWData(oldp+1703,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_39),128);
            tracep->chgWData(oldp+1707,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_40),128);
            tracep->chgWData(oldp+1711,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_41),128);
            tracep->chgWData(oldp+1715,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_42),128);
            tracep->chgWData(oldp+1719,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_43),128);
            tracep->chgWData(oldp+1723,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_44),128);
            tracep->chgWData(oldp+1727,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_45),128);
            tracep->chgWData(oldp+1731,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_46),128);
            tracep->chgWData(oldp+1735,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_47),128);
            tracep->chgWData(oldp+1739,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_48),128);
            tracep->chgWData(oldp+1743,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_49),128);
            tracep->chgWData(oldp+1747,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_50),128);
            tracep->chgWData(oldp+1751,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_51),128);
            tracep->chgWData(oldp+1755,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_52),128);
            tracep->chgWData(oldp+1759,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_53),128);
            tracep->chgWData(oldp+1763,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_54),128);
            tracep->chgWData(oldp+1767,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_55),128);
            tracep->chgWData(oldp+1771,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_56),128);
            tracep->chgWData(oldp+1775,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_57),128);
            tracep->chgWData(oldp+1779,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_58),128);
            tracep->chgWData(oldp+1783,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_59),128);
            tracep->chgWData(oldp+1787,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_60),128);
            tracep->chgWData(oldp+1791,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_61),128);
            tracep->chgWData(oldp+1795,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_62),128);
            tracep->chgWData(oldp+1799,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_1.__PVT__ram_63),128);
            tracep->chgBit(oldp+1803,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__Vcellinp__CacheDataRam_2__io_WEN));
            tracep->chgWData(oldp+1804,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__rdata),128);
            tracep->chgWData(oldp+1808,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_0),128);
            tracep->chgWData(oldp+1812,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_1),128);
            tracep->chgWData(oldp+1816,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_2),128);
            tracep->chgWData(oldp+1820,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_3),128);
            tracep->chgWData(oldp+1824,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_4),128);
            tracep->chgWData(oldp+1828,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_5),128);
            tracep->chgWData(oldp+1832,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_6),128);
            tracep->chgWData(oldp+1836,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_7),128);
            tracep->chgWData(oldp+1840,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_8),128);
            tracep->chgWData(oldp+1844,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_9),128);
            tracep->chgWData(oldp+1848,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_10),128);
            tracep->chgWData(oldp+1852,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_11),128);
            tracep->chgWData(oldp+1856,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_12),128);
            tracep->chgWData(oldp+1860,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_13),128);
            tracep->chgWData(oldp+1864,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_14),128);
            tracep->chgWData(oldp+1868,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_15),128);
            tracep->chgWData(oldp+1872,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_16),128);
            tracep->chgWData(oldp+1876,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_17),128);
            tracep->chgWData(oldp+1880,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_18),128);
            tracep->chgWData(oldp+1884,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_19),128);
            tracep->chgWData(oldp+1888,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_20),128);
            tracep->chgWData(oldp+1892,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_21),128);
            tracep->chgWData(oldp+1896,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_22),128);
            tracep->chgWData(oldp+1900,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_23),128);
            tracep->chgWData(oldp+1904,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_24),128);
            tracep->chgWData(oldp+1908,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_25),128);
            tracep->chgWData(oldp+1912,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_26),128);
            tracep->chgWData(oldp+1916,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_27),128);
            tracep->chgWData(oldp+1920,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_28),128);
            tracep->chgWData(oldp+1924,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_29),128);
            tracep->chgWData(oldp+1928,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_30),128);
            tracep->chgWData(oldp+1932,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_31),128);
            tracep->chgWData(oldp+1936,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_32),128);
            tracep->chgWData(oldp+1940,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_33),128);
            tracep->chgWData(oldp+1944,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_34),128);
            tracep->chgWData(oldp+1948,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_35),128);
            tracep->chgWData(oldp+1952,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_36),128);
            tracep->chgWData(oldp+1956,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_37),128);
            tracep->chgWData(oldp+1960,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_38),128);
            tracep->chgWData(oldp+1964,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_39),128);
            tracep->chgWData(oldp+1968,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_40),128);
            tracep->chgWData(oldp+1972,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_41),128);
            tracep->chgWData(oldp+1976,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_42),128);
            tracep->chgWData(oldp+1980,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_43),128);
            tracep->chgWData(oldp+1984,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_44),128);
            tracep->chgWData(oldp+1988,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_45),128);
            tracep->chgWData(oldp+1992,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_46),128);
            tracep->chgWData(oldp+1996,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_47),128);
            tracep->chgWData(oldp+2000,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_48),128);
            tracep->chgWData(oldp+2004,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_49),128);
            tracep->chgWData(oldp+2008,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_50),128);
            tracep->chgWData(oldp+2012,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_51),128);
            tracep->chgWData(oldp+2016,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_52),128);
            tracep->chgWData(oldp+2020,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_53),128);
            tracep->chgWData(oldp+2024,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_54),128);
            tracep->chgWData(oldp+2028,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_55),128);
            tracep->chgWData(oldp+2032,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_56),128);
            tracep->chgWData(oldp+2036,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_57),128);
            tracep->chgWData(oldp+2040,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_58),128);
            tracep->chgWData(oldp+2044,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_59),128);
            tracep->chgWData(oldp+2048,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_60),128);
            tracep->chgWData(oldp+2052,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_61),128);
            tracep->chgWData(oldp+2056,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_62),128);
            tracep->chgWData(oldp+2060,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_2.__PVT__ram_63),128);
            tracep->chgBit(oldp+2064,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache.__Vcellinp__CacheDataRam_3__io_WEN));
            tracep->chgWData(oldp+2065,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__rdata),128);
            tracep->chgWData(oldp+2069,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_0),128);
            tracep->chgWData(oldp+2073,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_1),128);
            tracep->chgWData(oldp+2077,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_2),128);
            tracep->chgWData(oldp+2081,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_3),128);
            tracep->chgWData(oldp+2085,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_4),128);
            tracep->chgWData(oldp+2089,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_5),128);
            tracep->chgWData(oldp+2093,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_6),128);
            tracep->chgWData(oldp+2097,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_7),128);
            tracep->chgWData(oldp+2101,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_8),128);
            tracep->chgWData(oldp+2105,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_9),128);
            tracep->chgWData(oldp+2109,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_10),128);
            tracep->chgWData(oldp+2113,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_11),128);
            tracep->chgWData(oldp+2117,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_12),128);
            tracep->chgWData(oldp+2121,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_13),128);
            tracep->chgWData(oldp+2125,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_14),128);
            tracep->chgWData(oldp+2129,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_15),128);
            tracep->chgWData(oldp+2133,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_16),128);
            tracep->chgWData(oldp+2137,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_17),128);
            tracep->chgWData(oldp+2141,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_18),128);
            tracep->chgWData(oldp+2145,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_19),128);
            tracep->chgWData(oldp+2149,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_20),128);
            tracep->chgWData(oldp+2153,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_21),128);
            tracep->chgWData(oldp+2157,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_22),128);
            tracep->chgWData(oldp+2161,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_23),128);
            tracep->chgWData(oldp+2165,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_24),128);
            tracep->chgWData(oldp+2169,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_25),128);
            tracep->chgWData(oldp+2173,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_26),128);
            tracep->chgWData(oldp+2177,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_27),128);
            tracep->chgWData(oldp+2181,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_28),128);
            tracep->chgWData(oldp+2185,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_29),128);
            tracep->chgWData(oldp+2189,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_30),128);
            tracep->chgWData(oldp+2193,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_31),128);
            tracep->chgWData(oldp+2197,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_32),128);
            tracep->chgWData(oldp+2201,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_33),128);
            tracep->chgWData(oldp+2205,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_34),128);
            tracep->chgWData(oldp+2209,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_35),128);
            tracep->chgWData(oldp+2213,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_36),128);
            tracep->chgWData(oldp+2217,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_37),128);
            tracep->chgWData(oldp+2221,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_38),128);
            tracep->chgWData(oldp+2225,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_39),128);
            tracep->chgWData(oldp+2229,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_40),128);
            tracep->chgWData(oldp+2233,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_41),128);
            tracep->chgWData(oldp+2237,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_42),128);
            tracep->chgWData(oldp+2241,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_43),128);
            tracep->chgWData(oldp+2245,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_44),128);
            tracep->chgWData(oldp+2249,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_45),128);
            tracep->chgWData(oldp+2253,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_46),128);
            tracep->chgWData(oldp+2257,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_47),128);
            tracep->chgWData(oldp+2261,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_48),128);
            tracep->chgWData(oldp+2265,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_49),128);
            tracep->chgWData(oldp+2269,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_50),128);
            tracep->chgWData(oldp+2273,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_51),128);
            tracep->chgWData(oldp+2277,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_52),128);
            tracep->chgWData(oldp+2281,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_53),128);
            tracep->chgWData(oldp+2285,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_54),128);
            tracep->chgWData(oldp+2289,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_55),128);
            tracep->chgWData(oldp+2293,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_56),128);
            tracep->chgWData(oldp+2297,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_57),128);
            tracep->chgWData(oldp+2301,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_58),128);
            tracep->chgWData(oldp+2305,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_59),128);
            tracep->chgWData(oldp+2309,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_60),128);
            tracep->chgWData(oldp+2313,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_61),128);
            tracep->chgWData(oldp+2317,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_62),128);
            tracep->chgWData(oldp+2321,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_icache__CacheDataRam_3.__PVT__ram_63),128);
            tracep->chgBit(oldp+2325,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__PVT___T_12));
            tracep->chgBit(oldp+2326,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__Vcellinp__CacheDataRam__io_WEN));
            tracep->chgWData(oldp+2327,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__rdata),128);
            tracep->chgWData(oldp+2331,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_0),128);
            tracep->chgWData(oldp+2335,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_1),128);
            tracep->chgWData(oldp+2339,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_2),128);
            tracep->chgWData(oldp+2343,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_3),128);
            tracep->chgWData(oldp+2347,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_4),128);
            tracep->chgWData(oldp+2351,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_5),128);
            tracep->chgWData(oldp+2355,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_6),128);
            tracep->chgWData(oldp+2359,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_7),128);
            tracep->chgWData(oldp+2363,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_8),128);
            tracep->chgWData(oldp+2367,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_9),128);
            tracep->chgWData(oldp+2371,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_10),128);
            tracep->chgWData(oldp+2375,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_11),128);
            tracep->chgWData(oldp+2379,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_12),128);
            tracep->chgWData(oldp+2383,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_13),128);
            tracep->chgWData(oldp+2387,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_14),128);
            tracep->chgWData(oldp+2391,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_15),128);
            tracep->chgWData(oldp+2395,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_16),128);
            tracep->chgWData(oldp+2399,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_17),128);
            tracep->chgWData(oldp+2403,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_18),128);
            tracep->chgWData(oldp+2407,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_19),128);
            tracep->chgWData(oldp+2411,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_20),128);
            tracep->chgWData(oldp+2415,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_21),128);
            tracep->chgWData(oldp+2419,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_22),128);
            tracep->chgWData(oldp+2423,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_23),128);
            tracep->chgWData(oldp+2427,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_24),128);
            tracep->chgWData(oldp+2431,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_25),128);
            tracep->chgWData(oldp+2435,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_26),128);
            tracep->chgWData(oldp+2439,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_27),128);
            tracep->chgWData(oldp+2443,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_28),128);
            tracep->chgWData(oldp+2447,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_29),128);
            tracep->chgWData(oldp+2451,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_30),128);
            tracep->chgWData(oldp+2455,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_31),128);
            tracep->chgWData(oldp+2459,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_32),128);
            tracep->chgWData(oldp+2463,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_33),128);
            tracep->chgWData(oldp+2467,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_34),128);
            tracep->chgWData(oldp+2471,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_35),128);
            tracep->chgWData(oldp+2475,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_36),128);
            tracep->chgWData(oldp+2479,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_37),128);
            tracep->chgWData(oldp+2483,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_38),128);
            tracep->chgWData(oldp+2487,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_39),128);
            tracep->chgWData(oldp+2491,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_40),128);
            tracep->chgWData(oldp+2495,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_41),128);
            tracep->chgWData(oldp+2499,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_42),128);
            tracep->chgWData(oldp+2503,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_43),128);
            tracep->chgWData(oldp+2507,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_44),128);
            tracep->chgWData(oldp+2511,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_45),128);
            tracep->chgWData(oldp+2515,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_46),128);
            tracep->chgWData(oldp+2519,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_47),128);
            tracep->chgWData(oldp+2523,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_48),128);
            tracep->chgWData(oldp+2527,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_49),128);
            tracep->chgWData(oldp+2531,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_50),128);
            tracep->chgWData(oldp+2535,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_51),128);
            tracep->chgWData(oldp+2539,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_52),128);
            tracep->chgWData(oldp+2543,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_53),128);
            tracep->chgWData(oldp+2547,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_54),128);
            tracep->chgWData(oldp+2551,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_55),128);
            tracep->chgWData(oldp+2555,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_56),128);
            tracep->chgWData(oldp+2559,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_57),128);
            tracep->chgWData(oldp+2563,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_58),128);
            tracep->chgWData(oldp+2567,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_59),128);
            tracep->chgWData(oldp+2571,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_60),128);
            tracep->chgWData(oldp+2575,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_61),128);
            tracep->chgWData(oldp+2579,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_62),128);
            tracep->chgWData(oldp+2583,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam.__PVT__ram_63),128);
            tracep->chgBit(oldp+2587,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__Vcellinp__CacheDataRam_1__io_WEN));
            tracep->chgWData(oldp+2588,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__rdata),128);
            tracep->chgWData(oldp+2592,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_0),128);
            tracep->chgWData(oldp+2596,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_1),128);
            tracep->chgWData(oldp+2600,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_2),128);
            tracep->chgWData(oldp+2604,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_3),128);
            tracep->chgWData(oldp+2608,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_4),128);
            tracep->chgWData(oldp+2612,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_5),128);
            tracep->chgWData(oldp+2616,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_6),128);
            tracep->chgWData(oldp+2620,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_7),128);
            tracep->chgWData(oldp+2624,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_8),128);
            tracep->chgWData(oldp+2628,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_9),128);
            tracep->chgWData(oldp+2632,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_10),128);
            tracep->chgWData(oldp+2636,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_11),128);
            tracep->chgWData(oldp+2640,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_12),128);
            tracep->chgWData(oldp+2644,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_13),128);
            tracep->chgWData(oldp+2648,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_14),128);
            tracep->chgWData(oldp+2652,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_15),128);
            tracep->chgWData(oldp+2656,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_16),128);
            tracep->chgWData(oldp+2660,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_17),128);
            tracep->chgWData(oldp+2664,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_18),128);
            tracep->chgWData(oldp+2668,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_19),128);
            tracep->chgWData(oldp+2672,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_20),128);
            tracep->chgWData(oldp+2676,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_21),128);
            tracep->chgWData(oldp+2680,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_22),128);
            tracep->chgWData(oldp+2684,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_23),128);
            tracep->chgWData(oldp+2688,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_24),128);
            tracep->chgWData(oldp+2692,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_25),128);
            tracep->chgWData(oldp+2696,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_26),128);
            tracep->chgWData(oldp+2700,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_27),128);
            tracep->chgWData(oldp+2704,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_28),128);
            tracep->chgWData(oldp+2708,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_29),128);
            tracep->chgWData(oldp+2712,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_30),128);
            tracep->chgWData(oldp+2716,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_31),128);
            tracep->chgWData(oldp+2720,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_32),128);
            tracep->chgWData(oldp+2724,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_33),128);
            tracep->chgWData(oldp+2728,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_34),128);
            tracep->chgWData(oldp+2732,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_35),128);
            tracep->chgWData(oldp+2736,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_36),128);
            tracep->chgWData(oldp+2740,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_37),128);
            tracep->chgWData(oldp+2744,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_38),128);
            tracep->chgWData(oldp+2748,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_39),128);
            tracep->chgWData(oldp+2752,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_40),128);
            tracep->chgWData(oldp+2756,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_41),128);
            tracep->chgWData(oldp+2760,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_42),128);
            tracep->chgWData(oldp+2764,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_43),128);
            tracep->chgWData(oldp+2768,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_44),128);
            tracep->chgWData(oldp+2772,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_45),128);
            tracep->chgWData(oldp+2776,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_46),128);
            tracep->chgWData(oldp+2780,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_47),128);
            tracep->chgWData(oldp+2784,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_48),128);
            tracep->chgWData(oldp+2788,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_49),128);
            tracep->chgWData(oldp+2792,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_50),128);
            tracep->chgWData(oldp+2796,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_51),128);
            tracep->chgWData(oldp+2800,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_52),128);
            tracep->chgWData(oldp+2804,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_53),128);
            tracep->chgWData(oldp+2808,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_54),128);
            tracep->chgWData(oldp+2812,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_55),128);
            tracep->chgWData(oldp+2816,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_56),128);
            tracep->chgWData(oldp+2820,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_57),128);
            tracep->chgWData(oldp+2824,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_58),128);
            tracep->chgWData(oldp+2828,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_59),128);
            tracep->chgWData(oldp+2832,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_60),128);
            tracep->chgWData(oldp+2836,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_61),128);
            tracep->chgWData(oldp+2840,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_62),128);
            tracep->chgWData(oldp+2844,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_1.__PVT__ram_63),128);
            tracep->chgBit(oldp+2848,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__Vcellinp__CacheDataRam_2__io_WEN));
            tracep->chgWData(oldp+2849,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__rdata),128);
            tracep->chgWData(oldp+2853,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_0),128);
            tracep->chgWData(oldp+2857,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_1),128);
            tracep->chgWData(oldp+2861,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_2),128);
            tracep->chgWData(oldp+2865,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_3),128);
            tracep->chgWData(oldp+2869,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_4),128);
            tracep->chgWData(oldp+2873,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_5),128);
            tracep->chgWData(oldp+2877,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_6),128);
            tracep->chgWData(oldp+2881,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_7),128);
            tracep->chgWData(oldp+2885,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_8),128);
            tracep->chgWData(oldp+2889,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_9),128);
            tracep->chgWData(oldp+2893,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_10),128);
            tracep->chgWData(oldp+2897,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_11),128);
            tracep->chgWData(oldp+2901,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_12),128);
            tracep->chgWData(oldp+2905,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_13),128);
            tracep->chgWData(oldp+2909,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_14),128);
            tracep->chgWData(oldp+2913,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_15),128);
            tracep->chgWData(oldp+2917,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_16),128);
            tracep->chgWData(oldp+2921,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_17),128);
            tracep->chgWData(oldp+2925,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_18),128);
            tracep->chgWData(oldp+2929,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_19),128);
            tracep->chgWData(oldp+2933,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_20),128);
            tracep->chgWData(oldp+2937,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_21),128);
            tracep->chgWData(oldp+2941,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_22),128);
            tracep->chgWData(oldp+2945,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_23),128);
            tracep->chgWData(oldp+2949,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_24),128);
            tracep->chgWData(oldp+2953,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_25),128);
            tracep->chgWData(oldp+2957,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_26),128);
            tracep->chgWData(oldp+2961,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_27),128);
            tracep->chgWData(oldp+2965,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_28),128);
            tracep->chgWData(oldp+2969,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_29),128);
            tracep->chgWData(oldp+2973,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_30),128);
            tracep->chgWData(oldp+2977,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_31),128);
            tracep->chgWData(oldp+2981,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_32),128);
            tracep->chgWData(oldp+2985,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_33),128);
            tracep->chgWData(oldp+2989,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_34),128);
            tracep->chgWData(oldp+2993,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_35),128);
            tracep->chgWData(oldp+2997,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_36),128);
            tracep->chgWData(oldp+3001,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_37),128);
            tracep->chgWData(oldp+3005,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_38),128);
            tracep->chgWData(oldp+3009,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_39),128);
            tracep->chgWData(oldp+3013,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_40),128);
            tracep->chgWData(oldp+3017,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_41),128);
            tracep->chgWData(oldp+3021,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_42),128);
            tracep->chgWData(oldp+3025,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_43),128);
            tracep->chgWData(oldp+3029,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_44),128);
            tracep->chgWData(oldp+3033,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_45),128);
            tracep->chgWData(oldp+3037,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_46),128);
            tracep->chgWData(oldp+3041,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_47),128);
            tracep->chgWData(oldp+3045,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_48),128);
            tracep->chgWData(oldp+3049,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_49),128);
            tracep->chgWData(oldp+3053,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_50),128);
            tracep->chgWData(oldp+3057,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_51),128);
            tracep->chgWData(oldp+3061,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_52),128);
            tracep->chgWData(oldp+3065,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_53),128);
            tracep->chgWData(oldp+3069,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_54),128);
            tracep->chgWData(oldp+3073,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_55),128);
            tracep->chgWData(oldp+3077,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_56),128);
            tracep->chgWData(oldp+3081,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_57),128);
            tracep->chgWData(oldp+3085,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_58),128);
            tracep->chgWData(oldp+3089,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_59),128);
            tracep->chgWData(oldp+3093,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_60),128);
            tracep->chgWData(oldp+3097,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_61),128);
            tracep->chgWData(oldp+3101,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_62),128);
            tracep->chgWData(oldp+3105,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_2.__PVT__ram_63),128);
            tracep->chgBit(oldp+3109,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache.__Vcellinp__CacheDataRam_3__io_WEN));
            tracep->chgWData(oldp+3110,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__rdata),128);
            tracep->chgWData(oldp+3114,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_0),128);
            tracep->chgWData(oldp+3118,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_1),128);
            tracep->chgWData(oldp+3122,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_2),128);
            tracep->chgWData(oldp+3126,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_3),128);
            tracep->chgWData(oldp+3130,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_4),128);
            tracep->chgWData(oldp+3134,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_5),128);
            tracep->chgWData(oldp+3138,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_6),128);
            tracep->chgWData(oldp+3142,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_7),128);
            tracep->chgWData(oldp+3146,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_8),128);
            tracep->chgWData(oldp+3150,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_9),128);
            tracep->chgWData(oldp+3154,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_10),128);
            tracep->chgWData(oldp+3158,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_11),128);
            tracep->chgWData(oldp+3162,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_12),128);
            tracep->chgWData(oldp+3166,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_13),128);
            tracep->chgWData(oldp+3170,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_14),128);
            tracep->chgWData(oldp+3174,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_15),128);
            tracep->chgWData(oldp+3178,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_16),128);
            tracep->chgWData(oldp+3182,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_17),128);
            tracep->chgWData(oldp+3186,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_18),128);
            tracep->chgWData(oldp+3190,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_19),128);
            tracep->chgWData(oldp+3194,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_20),128);
            tracep->chgWData(oldp+3198,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_21),128);
            tracep->chgWData(oldp+3202,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_22),128);
            tracep->chgWData(oldp+3206,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_23),128);
            tracep->chgWData(oldp+3210,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_24),128);
            tracep->chgWData(oldp+3214,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_25),128);
            tracep->chgWData(oldp+3218,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_26),128);
            tracep->chgWData(oldp+3222,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_27),128);
            tracep->chgWData(oldp+3226,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_28),128);
            tracep->chgWData(oldp+3230,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_29),128);
            tracep->chgWData(oldp+3234,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_30),128);
            tracep->chgWData(oldp+3238,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_31),128);
            tracep->chgWData(oldp+3242,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_32),128);
            tracep->chgWData(oldp+3246,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_33),128);
            tracep->chgWData(oldp+3250,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_34),128);
            tracep->chgWData(oldp+3254,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_35),128);
            tracep->chgWData(oldp+3258,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_36),128);
            tracep->chgWData(oldp+3262,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_37),128);
            tracep->chgWData(oldp+3266,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_38),128);
            tracep->chgWData(oldp+3270,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_39),128);
            tracep->chgWData(oldp+3274,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_40),128);
            tracep->chgWData(oldp+3278,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_41),128);
            tracep->chgWData(oldp+3282,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_42),128);
            tracep->chgWData(oldp+3286,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_43),128);
            tracep->chgWData(oldp+3290,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_44),128);
            tracep->chgWData(oldp+3294,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_45),128);
            tracep->chgWData(oldp+3298,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_46),128);
            tracep->chgWData(oldp+3302,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_47),128);
            tracep->chgWData(oldp+3306,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_48),128);
            tracep->chgWData(oldp+3310,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_49),128);
            tracep->chgWData(oldp+3314,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_50),128);
            tracep->chgWData(oldp+3318,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_51),128);
            tracep->chgWData(oldp+3322,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_52),128);
            tracep->chgWData(oldp+3326,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_53),128);
            tracep->chgWData(oldp+3330,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_54),128);
            tracep->chgWData(oldp+3334,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_55),128);
            tracep->chgWData(oldp+3338,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_56),128);
            tracep->chgWData(oldp+3342,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_57),128);
            tracep->chgWData(oldp+3346,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_58),128);
            tracep->chgWData(oldp+3350,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_59),128);
            tracep->chgWData(oldp+3354,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_60),128);
            tracep->chgWData(oldp+3358,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_61),128);
            tracep->chgWData(oldp+3362,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_62),128);
            tracep->chgWData(oldp+3366,(vlSymsp->TOP__SimTop__DOT__my_core_top__DOT__my_dcache__CacheDataRam_3.__PVT__ram_63),128);
        }
        tracep->chgBit(oldp+3370,(vlSelf->clock));
        tracep->chgBit(oldp+3371,(vlSelf->reset));
        tracep->chgQData(oldp+3372,(vlSelf->io_core_debug_debug_pc),64);
        tracep->chgQData(oldp+3374,(vlSelf->io_core_debug_debug_nextpc),64);
        tracep->chgBit(oldp+3376,(vlSelf->io_core_debug_debug_rf_we));
        tracep->chgCData(oldp+3377,(vlSelf->io_core_debug_debug_rf_wnum),5);
        tracep->chgQData(oldp+3378,(vlSelf->io_core_debug_debug_rf_wdata),64);
        tracep->chgBit(oldp+3380,(vlSelf->io_core_debug_raise_intr));
    }
}

void VSimTop___024root__traceCleanup(void* voidSelf, VerilatedVcd* /*unused*/) {
    VSimTop___024root* const __restrict vlSelf = static_cast<VSimTop___024root*>(voidSelf);
    VSimTop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        vlSymsp->__Vm_activity = false;
        vlSymsp->TOP.__Vm_traceActivity[0U] = 0U;
        vlSymsp->TOP.__Vm_traceActivity[1U] = 0U;
    }
}
