# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 16\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:13+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: fr_FR\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUModifierSyntax.rst:3
msgid "Syntax of AMDGPU Instruction Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:9
msgid "Conventions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:11
msgid "The following notation is used throughout this document:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:14
msgid "Notation"
msgstr "Notation"

#: ../../../AMDGPUModifierSyntax.rst:14 ../../../AMDGPUModifierSyntax.rst:38
#: ../../../AMDGPUModifierSyntax.rst:63 ../../../AMDGPUModifierSyntax.rst:88
#: ../../../AMDGPUModifierSyntax.rst:112 ../../../AMDGPUModifierSyntax.rst:182
#: ../../../AMDGPUModifierSyntax.rst:200 ../../../AMDGPUModifierSyntax.rst:213
#: ../../../AMDGPUModifierSyntax.rst:227 ../../../AMDGPUModifierSyntax.rst:241
#: ../../../AMDGPUModifierSyntax.rst:257 ../../../AMDGPUModifierSyntax.rst:279
#: ../../../AMDGPUModifierSyntax.rst:302 ../../../AMDGPUModifierSyntax.rst:325
#: ../../../AMDGPUModifierSyntax.rst:396 ../../../AMDGPUModifierSyntax.rst:438
#: ../../../AMDGPUModifierSyntax.rst:461 ../../../AMDGPUModifierSyntax.rst:482
#: ../../../AMDGPUModifierSyntax.rst:495 ../../../AMDGPUModifierSyntax.rst:508
#: ../../../AMDGPUModifierSyntax.rst:534 ../../../AMDGPUModifierSyntax.rst:547
#: ../../../AMDGPUModifierSyntax.rst:563 ../../../AMDGPUModifierSyntax.rst:593
#: ../../../AMDGPUModifierSyntax.rst:610 ../../../AMDGPUModifierSyntax.rst:623
#: ../../../AMDGPUModifierSyntax.rst:637 ../../../AMDGPUModifierSyntax.rst:651
#: ../../../AMDGPUModifierSyntax.rst:664 ../../../AMDGPUModifierSyntax.rst:679
#: ../../../AMDGPUModifierSyntax.rst:693 ../../../AMDGPUModifierSyntax.rst:706
#: ../../../AMDGPUModifierSyntax.rst:726 ../../../AMDGPUModifierSyntax.rst:743
#: ../../../AMDGPUModifierSyntax.rst:759 ../../../AMDGPUModifierSyntax.rst:772
#: ../../../AMDGPUModifierSyntax.rst:821 ../../../AMDGPUModifierSyntax.rst:896
#: ../../../AMDGPUModifierSyntax.rst:1043
#: ../../../AMDGPUModifierSyntax.rst:1066
#: ../../../AMDGPUModifierSyntax.rst:1092
#: ../../../AMDGPUModifierSyntax.rst:1114
#: ../../../AMDGPUModifierSyntax.rst:1132
#: ../../../AMDGPUModifierSyntax.rst:1158
#: ../../../AMDGPUModifierSyntax.rst:1180
#: ../../../AMDGPUModifierSyntax.rst:1204
#: ../../../AMDGPUModifierSyntax.rst:1243
#: ../../../AMDGPUModifierSyntax.rst:1278
#: ../../../AMDGPUModifierSyntax.rst:1318
#: ../../../AMDGPUModifierSyntax.rst:1345
#: ../../../AMDGPUModifierSyntax.rst:1376
#: ../../../AMDGPUModifierSyntax.rst:1403
#: ../../../AMDGPUModifierSyntax.rst:1423
#: ../../../AMDGPUModifierSyntax.rst:1456
#: ../../../AMDGPUModifierSyntax.rst:1477
#: ../../../AMDGPUModifierSyntax.rst:1492
#: ../../../AMDGPUModifierSyntax.rst:1511
#: ../../../AMDGPUModifierSyntax.rst:1549
#: ../../../AMDGPUModifierSyntax.rst:1581
#: ../../../AMDGPUModifierSyntax.rst:1609
#: ../../../AMDGPUModifierSyntax.rst:1644
#: ../../../AMDGPUModifierSyntax.rst:1662
#: ../../../AMDGPUModifierSyntax.rst:1696
#: ../../../AMDGPUModifierSyntax.rst:1724
#: ../../../AMDGPUModifierSyntax.rst:1780
#: ../../../AMDGPUModifierSyntax.rst:1813
#: ../../../AMDGPUModifierSyntax.rst:1851
#: ../../../AMDGPUModifierSyntax.rst:1889
#: ../../../AMDGPUModifierSyntax.rst:1941
#: ../../../AMDGPUModifierSyntax.rst:1973
#: ../../../AMDGPUModifierSyntax.rst:2014
#: ../../../AMDGPUModifierSyntax.rst:2031
#: ../../../AMDGPUModifierSyntax.rst:2048
#: ../../../AMDGPUModifierSyntax.rst:2072
msgid "Description"
msgstr "Description"

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "{0..N}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "Any integer value in the range from 0 to N (inclusive)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "<x>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "Syntax and meaning of *x* are explained elsewhere."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:23
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:26
msgid "DS Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:31
msgid "offset0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:33
msgid "Specifies the first 8-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:35 ../../../AMDGPUModifierSyntax.rst:60
msgid "Used with DS instructions that expect two addresses."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:38 ../../../AMDGPUModifierSyntax.rst:63
#: ../../../AMDGPUModifierSyntax.rst:88 ../../../AMDGPUModifierSyntax.rst:112
#: ../../../AMDGPUModifierSyntax.rst:182 ../../../AMDGPUModifierSyntax.rst:200
#: ../../../AMDGPUModifierSyntax.rst:213 ../../../AMDGPUModifierSyntax.rst:227
#: ../../../AMDGPUModifierSyntax.rst:241 ../../../AMDGPUModifierSyntax.rst:257
#: ../../../AMDGPUModifierSyntax.rst:279 ../../../AMDGPUModifierSyntax.rst:302
#: ../../../AMDGPUModifierSyntax.rst:325 ../../../AMDGPUModifierSyntax.rst:396
#: ../../../AMDGPUModifierSyntax.rst:438 ../../../AMDGPUModifierSyntax.rst:461
#: ../../../AMDGPUModifierSyntax.rst:482 ../../../AMDGPUModifierSyntax.rst:495
#: ../../../AMDGPUModifierSyntax.rst:508 ../../../AMDGPUModifierSyntax.rst:534
#: ../../../AMDGPUModifierSyntax.rst:547 ../../../AMDGPUModifierSyntax.rst:563
#: ../../../AMDGPUModifierSyntax.rst:593 ../../../AMDGPUModifierSyntax.rst:610
#: ../../../AMDGPUModifierSyntax.rst:623 ../../../AMDGPUModifierSyntax.rst:637
#: ../../../AMDGPUModifierSyntax.rst:651 ../../../AMDGPUModifierSyntax.rst:664
#: ../../../AMDGPUModifierSyntax.rst:679 ../../../AMDGPUModifierSyntax.rst:693
#: ../../../AMDGPUModifierSyntax.rst:706 ../../../AMDGPUModifierSyntax.rst:726
#: ../../../AMDGPUModifierSyntax.rst:743 ../../../AMDGPUModifierSyntax.rst:759
#: ../../../AMDGPUModifierSyntax.rst:772 ../../../AMDGPUModifierSyntax.rst:821
#: ../../../AMDGPUModifierSyntax.rst:839 ../../../AMDGPUModifierSyntax.rst:864
#: ../../../AMDGPUModifierSyntax.rst:896 ../../../AMDGPUModifierSyntax.rst:1043
#: ../../../AMDGPUModifierSyntax.rst:1066
#: ../../../AMDGPUModifierSyntax.rst:1092
#: ../../../AMDGPUModifierSyntax.rst:1114
#: ../../../AMDGPUModifierSyntax.rst:1132
#: ../../../AMDGPUModifierSyntax.rst:1158
#: ../../../AMDGPUModifierSyntax.rst:1180
#: ../../../AMDGPUModifierSyntax.rst:1204
#: ../../../AMDGPUModifierSyntax.rst:1243
#: ../../../AMDGPUModifierSyntax.rst:1278
#: ../../../AMDGPUModifierSyntax.rst:1318
#: ../../../AMDGPUModifierSyntax.rst:1345
#: ../../../AMDGPUModifierSyntax.rst:1376
#: ../../../AMDGPUModifierSyntax.rst:1403
#: ../../../AMDGPUModifierSyntax.rst:1423
#: ../../../AMDGPUModifierSyntax.rst:1456
#: ../../../AMDGPUModifierSyntax.rst:1477
#: ../../../AMDGPUModifierSyntax.rst:1492
#: ../../../AMDGPUModifierSyntax.rst:1511
#: ../../../AMDGPUModifierSyntax.rst:1549
#: ../../../AMDGPUModifierSyntax.rst:1581
#: ../../../AMDGPUModifierSyntax.rst:1609
#: ../../../AMDGPUModifierSyntax.rst:1644
#: ../../../AMDGPUModifierSyntax.rst:1662
#: ../../../AMDGPUModifierSyntax.rst:1696
#: ../../../AMDGPUModifierSyntax.rst:1724
#: ../../../AMDGPUModifierSyntax.rst:1780
#: ../../../AMDGPUModifierSyntax.rst:1813
#: ../../../AMDGPUModifierSyntax.rst:1851
#: ../../../AMDGPUModifierSyntax.rst:1889
#: ../../../AMDGPUModifierSyntax.rst:1941
#: ../../../AMDGPUModifierSyntax.rst:1973
#: ../../../AMDGPUModifierSyntax.rst:2014
#: ../../../AMDGPUModifierSyntax.rst:2031
#: ../../../AMDGPUModifierSyntax.rst:2048
#: ../../../AMDGPUModifierSyntax.rst:2072
msgid "Syntax"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40
msgid "offset0:{0..0xFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40 ../../../AMDGPUModifierSyntax.rst:65
msgid ""
"Specifies an unsigned 8-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:45 ../../../AMDGPUModifierSyntax.rst:70
#: ../../../AMDGPUModifierSyntax.rst:95 ../../../AMDGPUModifierSyntax.rst:162
#: ../../../AMDGPUModifierSyntax.rst:264 ../../../AMDGPUModifierSyntax.rst:286
#: ../../../AMDGPUModifierSyntax.rst:309 ../../../AMDGPUModifierSyntax.rst:332
#: ../../../AMDGPUModifierSyntax.rst:422 ../../../AMDGPUModifierSyntax.rst:779
#: ../../../AMDGPUModifierSyntax.rst:877 ../../../AMDGPUModifierSyntax.rst:1010
#: ../../../AMDGPUModifierSyntax.rst:1050
#: ../../../AMDGPUModifierSyntax.rst:1073
#: ../../../AMDGPUModifierSyntax.rst:1163
#: ../../../AMDGPUModifierSyntax.rst:1224
#: ../../../AMDGPUModifierSyntax.rst:1260
#: ../../../AMDGPUModifierSyntax.rst:1299
#: ../../../AMDGPUModifierSyntax.rst:1327
#: ../../../AMDGPUModifierSyntax.rst:1357
#: ../../../AMDGPUModifierSyntax.rst:1386
#: ../../../AMDGPUModifierSyntax.rst:1554
#: ../../../AMDGPUModifierSyntax.rst:1592
#: ../../../AMDGPUModifierSyntax.rst:1619
#: ../../../AMDGPUModifierSyntax.rst:1673
#: ../../../AMDGPUModifierSyntax.rst:1706
#: ../../../AMDGPUModifierSyntax.rst:1741
#: ../../../AMDGPUModifierSyntax.rst:1791
#: ../../../AMDGPUModifierSyntax.rst:1824
#: ../../../AMDGPUModifierSyntax.rst:1862
#: ../../../AMDGPUModifierSyntax.rst:1900
#: ../../../AMDGPUModifierSyntax.rst:1950
#: ../../../AMDGPUModifierSyntax.rst:1982
#: ../../../AMDGPUModifierSyntax.rst:2081
msgid "Examples:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:56
msgid "offset1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:58
msgid "Specifies the second 8-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:65
msgid "offset1:{0..0xFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:81
msgid "offset"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:83
msgid "Specifies a 16-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:85
msgid "Used with DS instructions that expect a single address."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:90 ../../../AMDGPUModifierSyntax.rst:114
msgid "offset:{0..0xFFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:90
msgid ""
"Specifies an unsigned 16-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:106
msgid "swizzle pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:108
msgid ""
"This is a special modifier that may be used with *ds_swizzle_b32* "
"instruction only. It specifies a swizzle pattern in numeric or symbolic "
"form. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:114
msgid "Specifies a 16-bit swizzle pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:115
msgid "offset:swizzle(QUAD_PERM,{0..3},{0..3},{0..3},{0..3})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:115
msgid "Specifies a quad permute mode pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:117
msgid "Each number is a lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:118
msgid "offset:swizzle(BITMASK_PERM, \"<mask>\")"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:118
msgid "Specifies a bitmask permute mode pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:120
msgid ""
"The pattern converts a 5-bit lane *id* to another lane *id* with which the "
"lane interacts."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:123
msgid ""
"The *mask* is a 5-character sequence which specifies how to transform the "
"bits of the lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:127
msgid "The following characters are allowed:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:129
msgid "\"0\" - set bit to 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:131
msgid "\"1\" - set bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:133
msgid "\"p\" - preserve bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:135
msgid "\"i\" - inverse bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:137
msgid "offset:swizzle(BROADCAST,{2..32},{0..N})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:137 ../../../AMDGPUModifierSyntax.rst:2011
msgid "Specifies a broadcast mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:139
msgid "Broadcasts the value of any particular lane to all lanes in its group."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:142
msgid ""
"The first numeric parameter is a group size and must be equal to 2, 4, 8, 16 "
"or 32."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:145
msgid "The second numeric parameter is an index of the lane being broadcast."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:148
msgid "The index must not exceed group size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:149
msgid "offset:swizzle(SWAP,{1..16})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:149
msgid "Specifies a swap mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:151
msgid "Swaps the neighboring groups of 1, 2, 4, 8 or 16 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:153
msgid "offset:swizzle(REVERSE,{2..32})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:153
msgid "Specifies a reverse mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:155
msgid "Reverses the lanes for groups of 2, 4, 8, 16 or 32 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:158 ../../../AMDGPUModifierSyntax.rst:1186
#: ../../../AMDGPUModifierSyntax.rst:1220
#: ../../../AMDGPUModifierSyntax.rst:1256
#: ../../../AMDGPUModifierSyntax.rst:1295
#: ../../../AMDGPUModifierSyntax.rst:1323
#: ../../../AMDGPUModifierSyntax.rst:1431
#: ../../../AMDGPUModifierSyntax.rst:1588
#: ../../../AMDGPUModifierSyntax.rst:1615
#: ../../../AMDGPUModifierSyntax.rst:1669
#: ../../../AMDGPUModifierSyntax.rst:1787
#: ../../../AMDGPUModifierSyntax.rst:1820
#: ../../../AMDGPUModifierSyntax.rst:1858
#: ../../../AMDGPUModifierSyntax.rst:1896
#: ../../../AMDGPUModifierSyntax.rst:1946
#: ../../../AMDGPUModifierSyntax.rst:1978
#: ../../../AMDGPUModifierSyntax.rst:2077
msgid ""
"Note: numeric values may be specified as either :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:177 ../../../AMDGPUModifierSyntax.rst:184
msgid "gds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:179
msgid "Specifies whether to use GDS or LDS memory (LDS is the default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:184
msgid "Use GDS memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:189
msgid "EXP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:194 ../../../AMDGPUModifierSyntax.rst:202
msgid "done"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:196
msgid ""
"Specifies if this is the last export from the shader to the target. By "
"default, an *export* instruction does not finish an export sequence."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:202
msgid "Indicates the last export operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:208 ../../../AMDGPUModifierSyntax.rst:215
msgid "compr"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:210
msgid ""
"Indicates if the data is compressed (data is not compressed by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:215
msgid "Data is compressed."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:221 ../../../AMDGPUModifierSyntax.rst:229
msgid "vm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:223
msgid ""
"Specifies if the :ref:`exec<amdgpu_synid_exec>` mask is valid for this "
"*export* instruction (the mask is not valid by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:229
msgid "Set the flag indicating a valid :ref:`exec<amdgpu_synid_exec>` mask."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:236 ../../../AMDGPUModifierSyntax.rst:243
msgid "row_en"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:238
msgid "Specifies whether to export one row or multiple rows of data."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:243
msgid "Export multiple rows using row index from M0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:247
msgid "FLAT Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:252 ../../../AMDGPUModifierSyntax.rst:767
msgid "offset12"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:254 ../../../AMDGPUModifierSyntax.rst:769
msgid ""
"Specifies an immediate unsigned 12-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:259
msgid "offset:{0..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:259 ../../../AMDGPUModifierSyntax.rst:774
msgid ""
"Specifies a 12-bit unsigned offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:274
msgid "offset13s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:276
msgid ""
"Specifies an immediate signed 13-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:281
msgid "offset:{-4096..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:281
msgid ""
"Specifies a 13-bit signed offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:297
msgid "offset12s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:299
msgid ""
"Specifies an immediate signed 12-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:304
msgid "offset:{-2048..2047}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:304
msgid ""
"Specifies a 12-bit signed offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:320
msgid "offset11"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:322
msgid ""
"Specifies an immediate unsigned 11-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:327
msgid "offset:{0..2047}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:327
msgid ""
"Specifies an 11-bit unsigned offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:340 ../../../AMDGPUModifierSyntax.rst:576
#: ../../../AMDGPUModifierSyntax.rst:586 ../../../AMDGPUModifierSyntax.rst:595
#: ../../../AMDGPUModifierSyntax.rst:802 ../../../AMDGPUModifierSyntax.rst:1031
msgid "dlc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:342 ../../../AMDGPUModifierSyntax.rst:578
#: ../../../AMDGPUModifierSyntax.rst:804 ../../../AMDGPUModifierSyntax.rst:1033
msgid "See a description :ref:`here<amdgpu_synid_dlc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:345 ../../../AMDGPUModifierSyntax.rst:444
#: ../../../AMDGPUModifierSyntax.rst:601 ../../../AMDGPUModifierSyntax.rst:612
#: ../../../AMDGPUModifierSyntax.rst:787 ../../../AMDGPUModifierSyntax.rst:1021
msgid "glc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:347 ../../../AMDGPUModifierSyntax.rst:446
#: ../../../AMDGPUModifierSyntax.rst:789 ../../../AMDGPUModifierSyntax.rst:1023
msgid "See a description :ref:`here<amdgpu_synid_glc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:350 ../../../AMDGPUModifierSyntax.rst:618
#: ../../../AMDGPUModifierSyntax.rst:625 ../../../AMDGPUModifierSyntax.rst:797
msgid "lds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:352 ../../../AMDGPUModifierSyntax.rst:799
msgid "See a description :ref:`here<amdgpu_synid_lds>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:355 ../../../AMDGPUModifierSyntax.rst:449
#: ../../../AMDGPUModifierSyntax.rst:646 ../../../AMDGPUModifierSyntax.rst:653
#: ../../../AMDGPUModifierSyntax.rst:792
msgid "slc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:357 ../../../AMDGPUModifierSyntax.rst:451
#: ../../../AMDGPUModifierSyntax.rst:794
msgid "See a description :ref:`here<amdgpu_synid_slc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:360 ../../../AMDGPUModifierSyntax.rst:470
#: ../../../AMDGPUModifierSyntax.rst:659 ../../../AMDGPUModifierSyntax.rst:666
#: ../../../AMDGPUModifierSyntax.rst:807
msgid "tfe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:362 ../../../AMDGPUModifierSyntax.rst:472
#: ../../../AMDGPUModifierSyntax.rst:809
msgid "See a description :ref:`here<amdgpu_synid_tfe>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:365 ../../../AMDGPUModifierSyntax.rst:631
#: ../../../AMDGPUModifierSyntax.rst:639 ../../../AMDGPUModifierSyntax.rst:1026
msgid "nv"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:367 ../../../AMDGPUModifierSyntax.rst:1028
msgid "See a description :ref:`here<amdgpu_synid_nv>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:370 ../../../AMDGPUModifierSyntax.rst:672
#: ../../../AMDGPUModifierSyntax.rst:681
msgid "sc0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:372
msgid "See a description :ref:`here<amdgpu_synid_sc0>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:375 ../../../AMDGPUModifierSyntax.rst:687
#: ../../../AMDGPUModifierSyntax.rst:695
msgid "sc1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:377
msgid "See a description :ref:`here<amdgpu_synid_sc1>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:380 ../../../AMDGPUModifierSyntax.rst:701
#: ../../../AMDGPUModifierSyntax.rst:708
msgid "nt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:382
msgid "See a description :ref:`here<amdgpu_synid_nt>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:385
msgid "MIMG Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:390
msgid "dmask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:392
msgid ""
"Specifies which channels (image components) are used by the operation. By "
"default, no channels are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:398
msgid "dmask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:398
msgid ""
"Specifies image channels as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:402
msgid "Each bit corresponds to one of 4 image components (RGBA)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:404
msgid ""
"If the specified bit value is 0, the image component is not used, while "
"value 1 means that the component is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:408
msgid "This modifier has some limitations depending on the instruction kind:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:411
msgid "Instruction Kind"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:411
msgid "Valid dmask Values"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:413
msgid "32-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:413 ../../../AMDGPUModifierSyntax.rst:416
msgid "0x3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:414
msgid "32-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:414
msgid "0x1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:415
msgid "64-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:415
msgid "0xF"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:416
msgid "64-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:417
msgid "*gather4*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:417 ../../../AMDGPUModifierSyntax.rst:418
msgid "0x1, 0x2, 0x4, 0x8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:418
msgid "GFX11+ *msaa_load*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:419
msgid "Other instructions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:419
msgid "any value"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:433 ../../../AMDGPUModifierSyntax.rst:440
msgid "unorm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:435
msgid ""
"Specifies whether the address is normalized or not (the address is "
"normalized by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:440
msgid "Force the address to be not normalized."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:456 ../../../AMDGPUModifierSyntax.rst:463
msgid "r128"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:458
msgid "Specifies texture resource size. The default size is 256 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:463
msgid "Specifies 128 bits texture resource size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:466
msgid ""
"Using this modifier shall decrease *rsrc* operand size from 8 to 4 dwords, "
"\\ but assembler does not currently support this feature."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:477 ../../../AMDGPUModifierSyntax.rst:484
msgid "lwe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:479
msgid "Specifies LOD warning status (LOD warning is disabled by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:484
msgid "Enables LOD warning."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:490 ../../../AMDGPUModifierSyntax.rst:497
msgid "da"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:492
msgid ""
"Specifies if an array index must be sent to TA. By default, the array index "
"is not sent."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:497
msgid "Send an array index to TA."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:503 ../../../AMDGPUModifierSyntax.rst:510
msgid "d16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:505
msgid "Specifies data size: 16 or 32 bits (32 bits by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:510
msgid "Enables 16-bits data mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:512
msgid ""
"On loads, convert data in memory to 16-bit format before storing it in VGPRs."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:515
msgid ""
"For stores, convert 16-bit data in VGPRs to 32 bits before writing the "
"values to memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:518
msgid ""
"Note that GFX8.0 does not support data packing. Each 16-bit data element "
"occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:521
msgid ""
"GFX8.1 and GFX9+ support data packing. Each pair of 16-bit data elements "
"occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:529 ../../../AMDGPUModifierSyntax.rst:536
msgid "a16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:531
msgid ""
"Specifies the size of image address components: 16 or 32 bits (32 bits by "
"default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:536
msgid "Enables 16-bits image address components."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:542
msgid "dim"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:544
msgid ""
"Specifies surface dimension. This is a mandatory modifier. There is no "
"default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:549
msgid "dim:1D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:549 ../../../AMDGPUModifierSyntax.rst:565
msgid "One-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:550
msgid "dim:2D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:550 ../../../AMDGPUModifierSyntax.rst:566
msgid "Two-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:551
msgid "dim:3D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:551 ../../../AMDGPUModifierSyntax.rst:567
msgid "Three-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:552
msgid "dim:CUBE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:552 ../../../AMDGPUModifierSyntax.rst:568
msgid "Cubemap array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:553
msgid "dim:1D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:553 ../../../AMDGPUModifierSyntax.rst:569
msgid "One-dimensional image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:554
msgid "dim:2D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:554 ../../../AMDGPUModifierSyntax.rst:570
msgid "Two-dimensional image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:555
msgid "dim:2D_MSAA"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:555 ../../../AMDGPUModifierSyntax.rst:571
msgid "Two-dimensional multi-sample auto-aliasing image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:556
msgid "dim:2D_MSAA_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:556 ../../../AMDGPUModifierSyntax.rst:572
msgid "Two-dimensional multi-sample auto-aliasing image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:559
msgid ""
"The following table defines an alternative syntax which is supported for "
"compatibility with SP3 assembler:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:565
msgid "dim:SQ_RSRC_IMG_1D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:566
msgid "dim:SQ_RSRC_IMG_2D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:567
msgid "dim:SQ_RSRC_IMG_3D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:568
msgid "dim:SQ_RSRC_IMG_CUBE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:569
msgid "dim:SQ_RSRC_IMG_1D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:570
msgid "dim:SQ_RSRC_IMG_2D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:571
msgid "dim:SQ_RSRC_IMG_2D_MSAA"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:572
msgid "dim:SQ_RSRC_IMG_2D_MSAA_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:581
msgid "Miscellaneous Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:588
msgid ""
"Controls device level cache policy for memory operations. Used for "
"synchronization. When specified, forces operation to bypass device level "
"cache, making the operation device level coherent. By default, instructions "
"use device level cache."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:595
msgid "Bypass device level cache."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:603
msgid ""
"For atomic opcodes, this modifier indicates that the instruction returns the "
"value from memory before the operation. For other opcodes, it is used "
"together with :ref:`slc<amdgpu_synid_slc>` to specify cache policy."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:607
msgid "The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:612
msgid "Set glc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:620
msgid "Specifies where to store the result: VGPRs or LDS (VGPRs by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:625
msgid "Store the result in LDS."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:633
msgid ""
"Specifies if the instruction is operating on non-volatile memory. By "
"default, memory is volatile."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:639
msgid "Indicates that the instruction operates on non-volatile memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:648
msgid "Controls behavior of L2 cache. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:653
msgid "Set slc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:661
msgid ""
"Controls access to partially resident textures. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:666
msgid "Set tfe bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:674
msgid ""
"For atomic opcodes, this modifier indicates that the instruction returns the "
"value from memory before the operation. For other opcodes, it is used "
"together with :ref:`sc1<amdgpu_synid_sc1>` to specify cache policy."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:681
msgid "Set sc0 bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:689
msgid ""
"This modifier is used together with :ref:`sc0<amdgpu_synid_sc0>` to specify "
"cache policy."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:695
msgid "Set sc1 bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:703
msgid "Indicates an operation with non-temporal data."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:708
msgid "Set nt bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:712
msgid "MUBUF/MTBUF Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:717 ../../../AMDGPUModifierSyntax.rst:728
msgid "idxen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:719
msgid ""
"Specifies whether address components include an index. By default, the index "
"is not used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:721
msgid "May be used together with :ref:`offen<amdgpu_synid_offen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:723 ../../../AMDGPUModifierSyntax.rst:740
msgid "Cannot be used with :ref:`addr64<amdgpu_synid_addr64>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:728
msgid "Address components include an index."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:734 ../../../AMDGPUModifierSyntax.rst:745
msgid "offen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:736
msgid ""
"Specifies whether address components include an offset. By default, the "
"offset is not used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:738
msgid "May be used together with :ref:`idxen<amdgpu_synid_idxen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:745
msgid "Address components include an offset."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:751 ../../../AMDGPUModifierSyntax.rst:761
msgid "addr64"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:753
msgid ""
"Specifies whether a 64-bit address is used. By default, no address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:755
msgid ""
"Cannot be used with :ref:`offen<amdgpu_synid_offen>` and :ref:"
"`idxen<amdgpu_synid_idxen>` modifiers."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:761
msgid "A 64-bit address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:774
msgid "offset:{0..0xFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:814
msgid "fmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:816
msgid ""
"Specifies data and numeric formats used by the operation. The default "
"numeric format is BUF_NUM_FORMAT_UNORM. The default data format is "
"BUF_DATA_FORMAT_8."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:823 ../../../AMDGPUModifierSyntax.rst:898
msgid "format:{0..127}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:823
msgid ""
"Use a format specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:826
msgid "format:[<data format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:826
msgid "Use the specified data format and default numeric format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:828
msgid "format:[<numeric format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:828
msgid "Use the specified numeric format and default data format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:830
msgid "format:[<data format>,<numeric format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:830 ../../../AMDGPUModifierSyntax.rst:831
msgid "Use the specified data and numeric formats."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:831
msgid "format:[<numeric format>,<data format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:836
msgid "Supported data formats are defined in the following table:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:839 ../../../AMDGPUModifierSyntax.rst:864
#: ../../../AMDGPUModifierSyntax.rst:915
msgid "Note"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:841 ../../../AMDGPUModifierSyntax.rst:917
msgid "BUF_DATA_FORMAT_INVALID"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:842 ../../../AMDGPUModifierSyntax.rst:919
#: ../../../AMDGPUModifierSyntax.rst:920 ../../../AMDGPUModifierSyntax.rst:921
#: ../../../AMDGPUModifierSyntax.rst:922 ../../../AMDGPUModifierSyntax.rst:923
#: ../../../AMDGPUModifierSyntax.rst:924
msgid "BUF_DATA_FORMAT_8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:842 ../../../AMDGPUModifierSyntax.rst:866
msgid "The default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:843 ../../../AMDGPUModifierSyntax.rst:926
#: ../../../AMDGPUModifierSyntax.rst:927 ../../../AMDGPUModifierSyntax.rst:928
#: ../../../AMDGPUModifierSyntax.rst:929 ../../../AMDGPUModifierSyntax.rst:930
#: ../../../AMDGPUModifierSyntax.rst:931 ../../../AMDGPUModifierSyntax.rst:932
msgid "BUF_DATA_FORMAT_16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:844 ../../../AMDGPUModifierSyntax.rst:934
#: ../../../AMDGPUModifierSyntax.rst:935 ../../../AMDGPUModifierSyntax.rst:936
#: ../../../AMDGPUModifierSyntax.rst:937 ../../../AMDGPUModifierSyntax.rst:938
#: ../../../AMDGPUModifierSyntax.rst:939
msgid "BUF_DATA_FORMAT_8_8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:845 ../../../AMDGPUModifierSyntax.rst:941
#: ../../../AMDGPUModifierSyntax.rst:942 ../../../AMDGPUModifierSyntax.rst:943
msgid "BUF_DATA_FORMAT_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:846 ../../../AMDGPUModifierSyntax.rst:945
#: ../../../AMDGPUModifierSyntax.rst:946 ../../../AMDGPUModifierSyntax.rst:947
#: ../../../AMDGPUModifierSyntax.rst:948 ../../../AMDGPUModifierSyntax.rst:949
#: ../../../AMDGPUModifierSyntax.rst:950 ../../../AMDGPUModifierSyntax.rst:951
msgid "BUF_DATA_FORMAT_16_16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:847 ../../../AMDGPUModifierSyntax.rst:953
#: ../../../AMDGPUModifierSyntax.rst:954 ../../../AMDGPUModifierSyntax.rst:955
#: ../../../AMDGPUModifierSyntax.rst:956 ../../../AMDGPUModifierSyntax.rst:957
#: ../../../AMDGPUModifierSyntax.rst:958 ../../../AMDGPUModifierSyntax.rst:959
msgid "BUF_DATA_FORMAT_10_11_11"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:848 ../../../AMDGPUModifierSyntax.rst:961
#: ../../../AMDGPUModifierSyntax.rst:962 ../../../AMDGPUModifierSyntax.rst:963
#: ../../../AMDGPUModifierSyntax.rst:964 ../../../AMDGPUModifierSyntax.rst:965
#: ../../../AMDGPUModifierSyntax.rst:966 ../../../AMDGPUModifierSyntax.rst:967
msgid "BUF_DATA_FORMAT_11_11_10"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:849 ../../../AMDGPUModifierSyntax.rst:969
#: ../../../AMDGPUModifierSyntax.rst:970 ../../../AMDGPUModifierSyntax.rst:971
#: ../../../AMDGPUModifierSyntax.rst:972 ../../../AMDGPUModifierSyntax.rst:973
#: ../../../AMDGPUModifierSyntax.rst:974
msgid "BUF_DATA_FORMAT_10_10_10_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:850 ../../../AMDGPUModifierSyntax.rst:976
#: ../../../AMDGPUModifierSyntax.rst:977 ../../../AMDGPUModifierSyntax.rst:978
#: ../../../AMDGPUModifierSyntax.rst:979 ../../../AMDGPUModifierSyntax.rst:980
#: ../../../AMDGPUModifierSyntax.rst:981
msgid "BUF_DATA_FORMAT_2_10_10_10"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:851 ../../../AMDGPUModifierSyntax.rst:983
#: ../../../AMDGPUModifierSyntax.rst:984 ../../../AMDGPUModifierSyntax.rst:985
#: ../../../AMDGPUModifierSyntax.rst:986 ../../../AMDGPUModifierSyntax.rst:987
#: ../../../AMDGPUModifierSyntax.rst:988
msgid "BUF_DATA_FORMAT_8_8_8_8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:852 ../../../AMDGPUModifierSyntax.rst:990
#: ../../../AMDGPUModifierSyntax.rst:991 ../../../AMDGPUModifierSyntax.rst:992
msgid "BUF_DATA_FORMAT_32_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:853 ../../../AMDGPUModifierSyntax.rst:994
#: ../../../AMDGPUModifierSyntax.rst:995 ../../../AMDGPUModifierSyntax.rst:996
#: ../../../AMDGPUModifierSyntax.rst:997 ../../../AMDGPUModifierSyntax.rst:998
#: ../../../AMDGPUModifierSyntax.rst:999 ../../../AMDGPUModifierSyntax.rst:1000
msgid "BUF_DATA_FORMAT_16_16_16_16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:854 ../../../AMDGPUModifierSyntax.rst:1002
#: ../../../AMDGPUModifierSyntax.rst:1003
#: ../../../AMDGPUModifierSyntax.rst:1004
msgid "BUF_DATA_FORMAT_32_32_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:855 ../../../AMDGPUModifierSyntax.rst:1005
#: ../../../AMDGPUModifierSyntax.rst:1006
#: ../../../AMDGPUModifierSyntax.rst:1007
msgid "BUF_DATA_FORMAT_32_32_32_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:856
msgid "BUF_DATA_FORMAT_RESERVED_15"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:861
msgid "Supported numeric formats are defined below:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:866 ../../../AMDGPUModifierSyntax.rst:917
#: ../../../AMDGPUModifierSyntax.rst:919 ../../../AMDGPUModifierSyntax.rst:926
#: ../../../AMDGPUModifierSyntax.rst:934 ../../../AMDGPUModifierSyntax.rst:945
#: ../../../AMDGPUModifierSyntax.rst:953 ../../../AMDGPUModifierSyntax.rst:961
#: ../../../AMDGPUModifierSyntax.rst:969 ../../../AMDGPUModifierSyntax.rst:976
#: ../../../AMDGPUModifierSyntax.rst:983 ../../../AMDGPUModifierSyntax.rst:994
msgid "BUF_NUM_FORMAT_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:867 ../../../AMDGPUModifierSyntax.rst:920
#: ../../../AMDGPUModifierSyntax.rst:927 ../../../AMDGPUModifierSyntax.rst:935
#: ../../../AMDGPUModifierSyntax.rst:946 ../../../AMDGPUModifierSyntax.rst:954
#: ../../../AMDGPUModifierSyntax.rst:962 ../../../AMDGPUModifierSyntax.rst:970
#: ../../../AMDGPUModifierSyntax.rst:977 ../../../AMDGPUModifierSyntax.rst:984
#: ../../../AMDGPUModifierSyntax.rst:995
msgid "BUF_NUM_FORMAT_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:868 ../../../AMDGPUModifierSyntax.rst:921
#: ../../../AMDGPUModifierSyntax.rst:928 ../../../AMDGPUModifierSyntax.rst:936
#: ../../../AMDGPUModifierSyntax.rst:947 ../../../AMDGPUModifierSyntax.rst:955
#: ../../../AMDGPUModifierSyntax.rst:963 ../../../AMDGPUModifierSyntax.rst:971
#: ../../../AMDGPUModifierSyntax.rst:978 ../../../AMDGPUModifierSyntax.rst:985
#: ../../../AMDGPUModifierSyntax.rst:996
msgid "BUF_NUM_FORMAT_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:869 ../../../AMDGPUModifierSyntax.rst:922
#: ../../../AMDGPUModifierSyntax.rst:929 ../../../AMDGPUModifierSyntax.rst:937
#: ../../../AMDGPUModifierSyntax.rst:948 ../../../AMDGPUModifierSyntax.rst:956
#: ../../../AMDGPUModifierSyntax.rst:964 ../../../AMDGPUModifierSyntax.rst:972
#: ../../../AMDGPUModifierSyntax.rst:979 ../../../AMDGPUModifierSyntax.rst:986
#: ../../../AMDGPUModifierSyntax.rst:997
msgid "BUF_NUM_FORMAT_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:870 ../../../AMDGPUModifierSyntax.rst:923
#: ../../../AMDGPUModifierSyntax.rst:930 ../../../AMDGPUModifierSyntax.rst:938
#: ../../../AMDGPUModifierSyntax.rst:941 ../../../AMDGPUModifierSyntax.rst:949
#: ../../../AMDGPUModifierSyntax.rst:957 ../../../AMDGPUModifierSyntax.rst:965
#: ../../../AMDGPUModifierSyntax.rst:973 ../../../AMDGPUModifierSyntax.rst:980
#: ../../../AMDGPUModifierSyntax.rst:987 ../../../AMDGPUModifierSyntax.rst:990
#: ../../../AMDGPUModifierSyntax.rst:998 ../../../AMDGPUModifierSyntax.rst:1002
#: ../../../AMDGPUModifierSyntax.rst:1005
msgid "BUF_NUM_FORMAT_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:871 ../../../AMDGPUModifierSyntax.rst:924
#: ../../../AMDGPUModifierSyntax.rst:931 ../../../AMDGPUModifierSyntax.rst:939
#: ../../../AMDGPUModifierSyntax.rst:942 ../../../AMDGPUModifierSyntax.rst:950
#: ../../../AMDGPUModifierSyntax.rst:958 ../../../AMDGPUModifierSyntax.rst:966
#: ../../../AMDGPUModifierSyntax.rst:974 ../../../AMDGPUModifierSyntax.rst:981
#: ../../../AMDGPUModifierSyntax.rst:988 ../../../AMDGPUModifierSyntax.rst:991
#: ../../../AMDGPUModifierSyntax.rst:999 ../../../AMDGPUModifierSyntax.rst:1003
#: ../../../AMDGPUModifierSyntax.rst:1006
msgid "BUF_NUM_FORMAT_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:872
msgid "BUF_NUM_FORMAT_SNORM_OGL"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:872
msgid "GFX7 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:873
msgid "BUF_NUM_FORMAT_RESERVED_6"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:873
msgid "GFX8 and GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:874 ../../../AMDGPUModifierSyntax.rst:932
#: ../../../AMDGPUModifierSyntax.rst:943 ../../../AMDGPUModifierSyntax.rst:951
#: ../../../AMDGPUModifierSyntax.rst:959 ../../../AMDGPUModifierSyntax.rst:967
#: ../../../AMDGPUModifierSyntax.rst:992 ../../../AMDGPUModifierSyntax.rst:1000
#: ../../../AMDGPUModifierSyntax.rst:1004
#: ../../../AMDGPUModifierSyntax.rst:1007
msgid "BUF_NUM_FORMAT_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:890
msgid "ufmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:892
msgid ""
"Specifies a unified format used by the operation. The default format is "
"BUF_FMT_8_UNORM."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:898
msgid ""
"Use a unified format specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`. Note that unified format "
"numbers are incompatible with format numbers used for pre-GFX10 ISA."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:903
msgid "format:[<unified format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:903
msgid "Use the specified unified format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:906
msgid ""
"Unified format is a replacement for :ref:`data<amdgpu_synid_format_data>` "
"and :ref:`numeric<amdgpu_synid_format_num>` formats. For compatibility with "
"older ISA, :ref:`the syntax with data and numeric formats<amdgpu_synid_fmt>` "
"is still accepted provided that the combination of formats can be mapped to "
"a unified format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:911
msgid ""
"Supported unified formats and equivalent combinations of data and numeric "
"formats are defined below:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:915
msgid "Unified Format Syntax"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:915
msgid "Equivalent Data Format"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:915
msgid "Equivalent Numeric Format"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:917
msgid "BUF_FMT_INVALID"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:919
msgid "BUF_FMT_8_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:920
msgid "BUF_FMT_8_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:921
msgid "BUF_FMT_8_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:922
msgid "BUF_FMT_8_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:923
msgid "BUF_FMT_8_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:924
msgid "BUF_FMT_8_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:926
msgid "BUF_FMT_16_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:927
msgid "BUF_FMT_16_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:928
msgid "BUF_FMT_16_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:929
msgid "BUF_FMT_16_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:930
msgid "BUF_FMT_16_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:931
msgid "BUF_FMT_16_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:932
msgid "BUF_FMT_16_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:934
msgid "BUF_FMT_8_8_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:935
msgid "BUF_FMT_8_8_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:936
msgid "BUF_FMT_8_8_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:937
msgid "BUF_FMT_8_8_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:938
msgid "BUF_FMT_8_8_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:939
msgid "BUF_FMT_8_8_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:941
msgid "BUF_FMT_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:942
msgid "BUF_FMT_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:943
msgid "BUF_FMT_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:945
msgid "BUF_FMT_16_16_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:946
msgid "BUF_FMT_16_16_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:947
msgid "BUF_FMT_16_16_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:948
msgid "BUF_FMT_16_16_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:949
msgid "BUF_FMT_16_16_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:950
msgid "BUF_FMT_16_16_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:951
msgid "BUF_FMT_16_16_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:953
msgid "BUF_FMT_10_11_11_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:953 ../../../AMDGPUModifierSyntax.rst:954
#: ../../../AMDGPUModifierSyntax.rst:955 ../../../AMDGPUModifierSyntax.rst:956
#: ../../../AMDGPUModifierSyntax.rst:957 ../../../AMDGPUModifierSyntax.rst:958
#: ../../../AMDGPUModifierSyntax.rst:961 ../../../AMDGPUModifierSyntax.rst:962
#: ../../../AMDGPUModifierSyntax.rst:963 ../../../AMDGPUModifierSyntax.rst:964
#: ../../../AMDGPUModifierSyntax.rst:965 ../../../AMDGPUModifierSyntax.rst:966
#: ../../../AMDGPUModifierSyntax.rst:971 ../../../AMDGPUModifierSyntax.rst:972
msgid "GFX10 only"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:954
msgid "BUF_FMT_10_11_11_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:955
msgid "BUF_FMT_10_11_11_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:956
msgid "BUF_FMT_10_11_11_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:957
msgid "BUF_FMT_10_11_11_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:958
msgid "BUF_FMT_10_11_11_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:959
msgid "BUF_FMT_10_11_11_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:961
msgid "BUF_FMT_11_11_10_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:962
msgid "BUF_FMT_11_11_10_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:963
msgid "BUF_FMT_11_11_10_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:964
msgid "BUF_FMT_11_11_10_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:965
msgid "BUF_FMT_11_11_10_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:966
msgid "BUF_FMT_11_11_10_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:967
msgid "BUF_FMT_11_11_10_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:969
msgid "BUF_FMT_10_10_10_2_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:970
msgid "BUF_FMT_10_10_10_2_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:971
msgid "BUF_FMT_10_10_10_2_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:972
msgid "BUF_FMT_10_10_10_2_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:973
msgid "BUF_FMT_10_10_10_2_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:974
msgid "BUF_FMT_10_10_10_2_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:976
msgid "BUF_FMT_2_10_10_10_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:977
msgid "BUF_FMT_2_10_10_10_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:978
msgid "BUF_FMT_2_10_10_10_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:979
msgid "BUF_FMT_2_10_10_10_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:980
msgid "BUF_FMT_2_10_10_10_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:981
msgid "BUF_FMT_2_10_10_10_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:983
msgid "BUF_FMT_8_8_8_8_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:984
msgid "BUF_FMT_8_8_8_8_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:985
msgid "BUF_FMT_8_8_8_8_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:986
msgid "BUF_FMT_8_8_8_8_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:987
msgid "BUF_FMT_8_8_8_8_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:988
msgid "BUF_FMT_8_8_8_8_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:990
msgid "BUF_FMT_32_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:991
msgid "BUF_FMT_32_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:992
msgid "BUF_FMT_32_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:994
msgid "BUF_FMT_16_16_16_16_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:995
msgid "BUF_FMT_16_16_16_16_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:996
msgid "BUF_FMT_16_16_16_16_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:997
msgid "BUF_FMT_16_16_16_16_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:998
msgid "BUF_FMT_16_16_16_16_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:999
msgid "BUF_FMT_16_16_16_16_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1000
msgid "BUF_FMT_16_16_16_16_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1002
msgid "BUF_FMT_32_32_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1003
msgid "BUF_FMT_32_32_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1004
msgid "BUF_FMT_32_32_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1005
msgid "BUF_FMT_32_32_32_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1006
msgid "BUF_FMT_32_32_32_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1007
msgid "BUF_FMT_32_32_32_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1018
msgid "SMRD/SMEM Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1038
msgid "offset20u"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1040
msgid "Specifies an unsigned 20-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1045
msgid "offset:{0..0xFFFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1045
msgid ""
"Specifies an offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1061
msgid "offset21s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1063
msgid "Specifies a signed 21-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1068
msgid "offset:{-0x100000..0xFFFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1068
msgid ""
"Specifies an offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1082
msgid "VINTRP/VINTERP/LDSDIR Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1087
#: ../../../AMDGPUModifierSyntax.rst:1094
msgid "high"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1089
msgid ""
"Specifies which half of the LDS word to use. Low half of LDS word is used by "
"default."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1094
msgid "Use the high half of LDS word."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1098
#: ../../../AMDGPUModifierSyntax.rst:1535
#: ../../../AMDGPUModifierSyntax.rst:1718
#: ../../../AMDGPUModifierSyntax.rst:1994
#: ../../../AMDGPUModifierSyntax.rst:2060
msgid "neg"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1100
#: ../../../AMDGPUModifierSyntax.rst:1537
#: ../../../AMDGPUModifierSyntax.rst:1996
msgid "See a description :ref:`here<amdgpu_synid_neg>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1105
msgid "wait_exp"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1107
msgid ""
"Specifies a wait on the EXP counter before issuing the current instruction. "
"The counter must be less than or equal to this value before the instruction "
"is issued. If set to 7, no wait is performed."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1111
#: ../../../AMDGPUModifierSyntax.rst:1129
msgid ""
"The default value is zero. This is a safe value, but it may be suboptimal."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1116
msgid "wait_exp:{0..7}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1116
msgid "An additional wait on the EXP counter before issuing this instruction."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1123
msgid "wait_vdst"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1125
msgid ""
"Specifies a wait on the VA_VDST counter before issuing the current "
"instruction. The counter must be less than or equal to this value before the "
"instruction is issued. If set to 15, no wait is performed."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1134
msgid "wait_vdst:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1134
msgid ""
"An additional wait on the VA_VDST counter before issuing this instruction."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1139
msgid "DPP8 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1144
msgid "dpp8_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1146
msgid ""
"Selects which lanes to pull data from, within a group of 8 lanes. This is a "
"mandatory modifier. There is no default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1149
msgid ""
"The *dpp8_sel* modifier must specify exactly 8 values. The first value "
"selects which lane to read from to supply data into lane 0. The second value "
"controls lane 1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1153
msgid ""
"Each value may be specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1160
msgid "dpp8:[{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1160
msgid "Select lanes to read from."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1173
#: ../../../AMDGPUModifierSyntax.rst:1416
msgid "fi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1175
msgid ""
"Controls interaction with inactive lanes for *dpp8* instructions. The "
"default value is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1177
#: ../../../AMDGPUModifierSyntax.rst:1420
msgid ""
"Note: *inactive* lanes are those whose :ref:`exec<amdgpu_synid_exec>` mask "
"bit is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1182
#: ../../../AMDGPUModifierSyntax.rst:1425
msgid "fi:0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1182
msgid "Fetch zero when accessing data from inactive lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1183
#: ../../../AMDGPUModifierSyntax.rst:1428
msgid "fi:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1183
#: ../../../AMDGPUModifierSyntax.rst:1428
msgid "Fetch pre-existing values from inactive lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1191
msgid "DPP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1196
msgid "dpp_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1198
#: ../../../AMDGPUModifierSyntax.rst:1236
#: ../../../AMDGPUModifierSyntax.rst:1272
#: ../../../AMDGPUModifierSyntax.rst:1312
msgid ""
"Specifies how data is shared between threads. This is a mandatory modifier. "
"There is no default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1201
#: ../../../AMDGPUModifierSyntax.rst:1275
#: ../../../AMDGPUModifierSyntax.rst:1315
msgid ""
"Note: the lanes of a wavefront are organized in four *rows* and four *banks*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1206
#: ../../../AMDGPUModifierSyntax.rst:1245
#: ../../../AMDGPUModifierSyntax.rst:1280
msgid "quad_perm:[{0..3},{0..3},{0..3},{0..3}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1206
#: ../../../AMDGPUModifierSyntax.rst:1245
#: ../../../AMDGPUModifierSyntax.rst:1280
msgid "Full permute of 4 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1207
#: ../../../AMDGPUModifierSyntax.rst:1246
#: ../../../AMDGPUModifierSyntax.rst:1281
msgid "row_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1207
#: ../../../AMDGPUModifierSyntax.rst:1246
#: ../../../AMDGPUModifierSyntax.rst:1281
msgid "Mirror threads within row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1208
#: ../../../AMDGPUModifierSyntax.rst:1247
#: ../../../AMDGPUModifierSyntax.rst:1282
msgid "row_half_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1208
#: ../../../AMDGPUModifierSyntax.rst:1247
#: ../../../AMDGPUModifierSyntax.rst:1282
msgid "Mirror threads within 1/2 row (8 threads)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1209
#: ../../../AMDGPUModifierSyntax.rst:1283
msgid "row_bcast:15"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1209
#: ../../../AMDGPUModifierSyntax.rst:1283
msgid "Broadcast the 15th thread of each row to the next row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1210
#: ../../../AMDGPUModifierSyntax.rst:1284
msgid "row_bcast:31"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1210
#: ../../../AMDGPUModifierSyntax.rst:1284
msgid "Broadcast thread 31 to rows 2 and 3."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1211
#: ../../../AMDGPUModifierSyntax.rst:1285
msgid "wave_shl:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1211
#: ../../../AMDGPUModifierSyntax.rst:1285
msgid "Wavefront left shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1212
#: ../../../AMDGPUModifierSyntax.rst:1286
msgid "wave_rol:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1212
#: ../../../AMDGPUModifierSyntax.rst:1286
msgid "Wavefront left rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1213
#: ../../../AMDGPUModifierSyntax.rst:1287
msgid "wave_shr:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1213
#: ../../../AMDGPUModifierSyntax.rst:1287
msgid "Wavefront right shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1214
#: ../../../AMDGPUModifierSyntax.rst:1288
msgid "wave_ror:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1214
#: ../../../AMDGPUModifierSyntax.rst:1288
msgid "Wavefront right rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1215
#: ../../../AMDGPUModifierSyntax.rst:1251
#: ../../../AMDGPUModifierSyntax.rst:1289
msgid "row_shl:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1215
#: ../../../AMDGPUModifierSyntax.rst:1251
#: ../../../AMDGPUModifierSyntax.rst:1289
msgid "Row shift left by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1216
#: ../../../AMDGPUModifierSyntax.rst:1252
#: ../../../AMDGPUModifierSyntax.rst:1290
msgid "row_shr:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1216
#: ../../../AMDGPUModifierSyntax.rst:1252
#: ../../../AMDGPUModifierSyntax.rst:1290
msgid "Row shift right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1217
#: ../../../AMDGPUModifierSyntax.rst:1253
#: ../../../AMDGPUModifierSyntax.rst:1291
msgid "row_ror:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1217
#: ../../../AMDGPUModifierSyntax.rst:1253
#: ../../../AMDGPUModifierSyntax.rst:1291
msgid "Row rotate right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1234
msgid "dpp16_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1239
#: ../../../AMDGPUModifierSyntax.rst:1341
#: ../../../AMDGPUModifierSyntax.rst:1372
msgid ""
"Note: the lanes of a wavefront are organized in four *rows* and four "
"*banks*. (There are only two rows in *wave32* mode.)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1248
msgid "row_share:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1248
msgid "Share the value from the specified lane with other lanes in the row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1250
msgid "row_xmask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1250
msgid "Fetch from XOR(<current lane id>,<specified lane id>)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1270
msgid "dpp32_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1292
#: ../../../AMDGPUModifierSyntax.rst:1320
msgid "row_newbcast:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1292
#: ../../../AMDGPUModifierSyntax.rst:1320
msgid "Broadcast a thread within a row to the whole row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1310
msgid "dpp64_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1337
msgid "row_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1339
msgid ""
"Controls which rows are enabled for data sharing. By default, all rows are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1347
msgid "row_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1347
msgid ""
"Specifies a *row mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1351
msgid ""
"Each of the 4 bits in the mask controls one row (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1354
msgid "In *wave32* mode, the values shall be limited to {0..7}."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1368
msgid "bank_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1370
msgid ""
"Controls which banks are enabled for data sharing. By default, all banks are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1378
msgid "bank_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1378
msgid ""
"Specifies a *bank mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1382
msgid ""
"Each of the 4 bits in the mask controls one bank (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1397
msgid "bound_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1399
msgid ""
"Controls data sharing when accessing an invalid lane. By default, data "
"sharing with invalid lanes is disabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1405
msgid "bound_ctrl:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1405
msgid "Enables data sharing with invalid lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1407
msgid "Accessing data from an invalid lane will return zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1411
msgid ""
"For historical reasons, *bound_ctrl:0* has the same meaning as "
"*bound_ctrl:1*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1418
msgid ""
"Controls interaction with *inactive* lanes for *dpp16* instructions. The "
"default value is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1425
msgid ""
"Interaction with inactive lanes is controlled by :ref:"
"`bound_ctrl<amdgpu_synid_bound_ctrl>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1436
msgid "SDWA Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1439
#: ../../../AMDGPUModifierSyntax.rst:1628
#: ../../../AMDGPUModifierSyntax.rst:1646
#: ../../../AMDGPUModifierSyntax.rst:1908
#: ../../../AMDGPUModifierSyntax.rst:1999
msgid "clamp"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1441
#: ../../../AMDGPUModifierSyntax.rst:1910
#: ../../../AMDGPUModifierSyntax.rst:2001
msgid "See a description :ref:`here<amdgpu_synid_clamp>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1444
#: ../../../AMDGPUModifierSyntax.rst:1652
msgid "omod"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1446
msgid "See a description :ref:`here<amdgpu_synid_omod>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1451
msgid "dst_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1453
msgid ""
"Selects which bits in the destination are affected. By default, all bits are "
"affected."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1458
msgid "dst_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1458
#: ../../../AMDGPUModifierSyntax.rst:1494
#: ../../../AMDGPUModifierSyntax.rst:1513
msgid "Use bits 31:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1459
msgid "dst_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1459
#: ../../../AMDGPUModifierSyntax.rst:1495
#: ../../../AMDGPUModifierSyntax.rst:1514
msgid "Use bits 7:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1460
msgid "dst_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1460
#: ../../../AMDGPUModifierSyntax.rst:1496
#: ../../../AMDGPUModifierSyntax.rst:1515
msgid "Use bits 15:8."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1461
msgid "dst_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1461
#: ../../../AMDGPUModifierSyntax.rst:1497
#: ../../../AMDGPUModifierSyntax.rst:1516
msgid "Use bits 23:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1462
msgid "dst_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1462
#: ../../../AMDGPUModifierSyntax.rst:1498
#: ../../../AMDGPUModifierSyntax.rst:1517
msgid "Use bits 31:24."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1463
msgid "dst_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1463
#: ../../../AMDGPUModifierSyntax.rst:1499
#: ../../../AMDGPUModifierSyntax.rst:1518
msgid "Use bits 15:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1464
msgid "dst_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1464
#: ../../../AMDGPUModifierSyntax.rst:1500
#: ../../../AMDGPUModifierSyntax.rst:1519
msgid "Use bits 31:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1470
msgid "dst_unused"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1472
msgid ""
"Controls what to do with the bits in the destination which are not selected "
"by :ref:`dst_sel<amdgpu_synid_dst_sel>`. By default, unused bits are "
"preserved."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1479
msgid "dst_unused:UNUSED_PAD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1479
msgid "Pad with zeros."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1480
msgid "dst_unused:UNUSED_SEXT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1480
msgid "Sign-extend upper bits, zero lower bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1481
msgid "dst_unused:UNUSED_PRESERVE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1481
msgid "Preserve bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1487
msgid "src0_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1489
msgid ""
"Controls which bits in the src0 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1494
msgid "src0_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1495
msgid "src0_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1496
msgid "src0_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1497
msgid "src0_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1498
msgid "src0_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1499
msgid "src0_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1500
msgid "src0_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1506
msgid "src1_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1508
msgid ""
"Controls which bits in the src1 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1513
msgid "src1_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1514
msgid "src1_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1515
msgid "src1_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1516
msgid "src1_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1517
msgid "src1_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1518
msgid "src1_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1519
msgid "src1_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1525
msgid "SDWA Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1527
#: ../../../AMDGPUModifierSyntax.rst:1685
msgid ""
"Operand modifiers are not used separately. They are applied to source "
"operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1530
#: ../../../AMDGPUModifierSyntax.rst:1690
#: ../../../AMDGPUModifierSyntax.rst:1989
msgid "abs"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1532
#: ../../../AMDGPUModifierSyntax.rst:1991
msgid "See a description :ref:`here<amdgpu_synid_abs>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1542
msgid "sext"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1544
msgid ""
"Sign-extends the value of a (sub-dword) integer operand to fill all 32 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1546
msgid "Valid for integer operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1551
msgid "sext(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1551
msgid "Sign-extend operand value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1562
msgid "VOP3 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1567
#: ../../../AMDGPUModifierSyntax.rst:1768
msgid "op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1569
msgid ""
"Selects the low [15:0] or high [31:16] operand bits for source and "
"destination operands. By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1572
msgid ""
"The number of values specified with the op_sel modifier must match the "
"number of instruction operands (both source and destination). The first "
"value controls src0, the second value controls src1 and so on, except that "
"the last value controls destination. The value 0 selects the low bits, while "
"1 selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1577
msgid ""
"Note: op_sel modifier affects 16-bit operands only. For 32-bit operands, the "
"value specified by op_sel must be 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1583
#: ../../../AMDGPUModifierSyntax.rst:1611
#: ../../../AMDGPUModifierSyntax.rst:1783
msgid "op_sel:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1583
#: ../../../AMDGPUModifierSyntax.rst:1782
#: ../../../AMDGPUModifierSyntax.rst:1815
msgid "Select operand bits for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1584
#: ../../../AMDGPUModifierSyntax.rst:1784
#: ../../../AMDGPUModifierSyntax.rst:1943
msgid "op_sel:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1584
#: ../../../AMDGPUModifierSyntax.rst:1783
#: ../../../AMDGPUModifierSyntax.rst:1816
msgid "Select operand bits for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1585
msgid "op_sel:[{0..1},{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1585
#: ../../../AMDGPUModifierSyntax.rst:1784
#: ../../../AMDGPUModifierSyntax.rst:1817
msgid "Select operand bits for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1602
msgid "dpp_op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1604
msgid ""
"This is a special version of *op_sel* used for *permlane* opcodes to specify "
"dpp-like mode bits - :ref:`fi<amdgpu_synid_fi16>` and :ref:"
"`bound_ctrl<amdgpu_synid_bound_ctrl>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1611
msgid ""
"The first bit specifies :ref:`fi<amdgpu_synid_fi16>`, the second bit "
"specifies :ref:`bound_ctrl<amdgpu_synid_bound_ctrl>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1630
msgid "Clamp meaning depends on instruction."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1632
msgid ""
"For *v_cmp* instructions, clamp modifier indicates that the compare signals "
"if a floating-point exception occurs. By default, signaling is disabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1635
msgid ""
"For integer operations, clamp modifier indicates that the result must be "
"clamped to the largest and smallest representable value. By default, there "
"is no clamping."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1638
msgid ""
"For floating-point operations, clamp modifier indicates that the result must "
"be clamped to the range [0.0, 1.0]. By default, there is no clamping."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1641
msgid ""
"Note: clamp modifier is applied after :ref:`output "
"modifiers<amdgpu_synid_omod>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1646
msgid "Enables clamping (or signaling)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1654
msgid ""
"Specifies if an output modifier must be applied to the result. It is assumed "
"that the result is a floating-point number."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1657
msgid "By default, no output modifiers are applied."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1659
msgid ""
"Note: output modifiers are applied before :ref:"
"`clamping<amdgpu_synid_clamp>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1664
msgid "mul:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1664
msgid "Multiply the result by 2."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1665
msgid "mul:4"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1665
msgid "Multiply the result by 4."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1666
msgid "div:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1666
msgid "Multiply the result by 0.5."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1683
msgid "VOP3 Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1692
msgid ""
"Computes the absolute value of its operand. Must be applied before :ref:"
"`neg<amdgpu_synid_neg>` (if any). Valid for floating-point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1698
msgid "abs(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1698
msgid "Get the absolute value of a floating-point operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1699
msgid "\\|<operand>|"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1699
#: ../../../AMDGPUModifierSyntax.rst:1729
msgid "The same as above (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1702
msgid ""
"Note: avoid using SP3 syntax with operands specified as expressions because "
"the trailing '|' may be misinterpreted. Such operands should be enclosed "
"into additional parentheses, as shown in examples below."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1720
msgid ""
"Computes the negative value of its operand. Must be applied after :ref:"
"`abs<amdgpu_synid_abs>` (if any). Valid for floating-point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1726
msgid "neg(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1726
msgid ""
"Get the negative value of a floating-point operand. An optional :ref:"
"`abs<amdgpu_synid_abs>` modifier may be applied to the operand before "
"negation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1729
msgid "-<operand>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1732
msgid ""
"Note: SP3 syntax is supported with limitations because of a potential "
"ambiguity. Currently, it is allowed in the following cases:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1735
msgid "Before a register."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1736
msgid "Before an :ref:`abs<amdgpu_synid_abs>` modifier."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1737
msgid "Before an SP3 :ref:`abs<amdgpu_synid_abs>` modifier."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1739
msgid ""
"In all other cases, \"-\" is handled as a part of an expression that follows "
"the sign."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1758
msgid "VOP3P Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1760
msgid "This section describes modifiers of *regular* VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1762
msgid ""
"*v_mad_mix\\** and *v_fma_mix\\** instructions use these modifiers :ref:`in "
"a special manner<amdgpu_synid_mad_mix>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1770
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation, which results in the lower-half of the destination. By default, "
"low 16 bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1774
#: ../../../AMDGPUModifierSyntax.rst:1933
msgid ""
"The number of values specified by the *op_sel* modifier must match the "
"number of source operands. The first value controls src0, the second value "
"controls src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1777
#: ../../../AMDGPUModifierSyntax.rst:1810
msgid "The value 0 selects the low bits, while 1 selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1782
msgid "op_sel:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1801
msgid "op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1803
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation, which results in the upper-half of the destination. By default, "
"high 16 bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1807
#: ../../../AMDGPUModifierSyntax.rst:1964
msgid ""
"The number of values specified by the *op_sel_hi* modifier must match the "
"number of source operands. The first value controls src0, the second value "
"controls src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1815
msgid "op_sel_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1816
msgid "op_sel_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1817
#: ../../../AMDGPUModifierSyntax.rst:1975
msgid "op_sel_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1834
msgid "neg_lo"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1836
msgid ""
"Specifies whether to change the sign of operand values selected by :ref:"
"`op_sel<amdgpu_synid_op_sel>`. These values are then used as input to the "
"operation, which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1840
#: ../../../AMDGPUModifierSyntax.rst:1878
msgid ""
"The number of values specified by this modifier must match the number of "
"source operands. The first value controls src0, the second value controls "
"src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1843
#: ../../../AMDGPUModifierSyntax.rst:1881
msgid ""
"The value 0 indicates that the corresponding operand value is used "
"unmodified, the value 1 indicates that the negative value of the operand "
"must be used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1846
#: ../../../AMDGPUModifierSyntax.rst:1884
#: ../../../AMDGPUModifierSyntax.rst:2069
msgid "By default, operand values are used unmodified."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1848
#: ../../../AMDGPUModifierSyntax.rst:1886
msgid "This modifier is valid for floating-point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1853
msgid "neg_lo:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1853
#: ../../../AMDGPUModifierSyntax.rst:1891
msgid "Select affected operands for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1854
msgid "neg_lo:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1854
#: ../../../AMDGPUModifierSyntax.rst:1892
msgid "Select affected operands for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1855
msgid "neg_lo:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1855
#: ../../../AMDGPUModifierSyntax.rst:1893
msgid "Select affected operands for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1872
msgid "neg_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1874
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel_hi<amdgpu_synid_op_sel_hi>`. These values are then used as input to "
"the operation, which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1891
msgid "neg_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1892
msgid "neg_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1893
msgid "neg_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1915
msgid "VOP3P MAD_MIX/FMA_MIX Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1917
msgid ""
"*v_mad_mix\\** and *v_fma_mix\\** instructions use *op_sel* and *op_sel_hi* "
"modifiers in a manner different from *regular* VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1921
msgid "See a description below."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1926
msgid "m_op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1928
msgid ""
"This operand has meaning only for 16-bit source operands, as indicated by :"
"ref:`m_op_sel_hi<amdgpu_synid_mad_mix_op_sel_hi>`. It specifies to select "
"either the low [15:0] or high [31:16] operand bits as input to the operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1936
msgid ""
"The value 0 indicates the low bits, the value 1 indicates the high 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1938
msgid "By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1943
msgid "Select the location of each 16-bit source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1959
msgid "m_op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1961
msgid ""
"Selects the size of source operands: either 32 bits or 16 bits. By default, "
"32 bits are used for all source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1967
msgid "The value 0 indicates 32 bits, the value 1 indicates 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1969
msgid ""
"The location of 16 bits in the operand may be specified by :ref:"
"`m_op_sel<amdgpu_synid_mad_mix_op_sel>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1975
msgid "Select the size of each source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2004
msgid "VOP3P MFMA Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2009
msgid "cbsz"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2016
msgid "cbsz:[{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2016
msgid "A broadcast mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2019
#: ../../../AMDGPUModifierSyntax.rst:2036
#: ../../../AMDGPUModifierSyntax.rst:2053
msgid ""
"Note: numeric value may be specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2026
msgid "abid"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2028
msgid "Specifies matrix A group select."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2033
msgid "abid:[{0..15}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2033
msgid "Matrix A group select id."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2043
msgid "blgp"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2045
msgid "Specifies matrix B lane group pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2050
msgid "blgp:[{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2050
msgid "Matrix B lane group pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2062
msgid ""
"Indicates operands that must be negated before the operation. The number of "
"values specified by this modifier must match the number of source operands. "
"The first value controls src0, the second value controls src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2066
msgid ""
"The value 0 indicates that the corresponding operand value is used "
"unmodified, the value 1 indicates that the operand value must be negated "
"before the operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2074
msgid "neg:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:2074
msgid "Select operands which must be negated before the operation."
msgstr ""
