## 2025 ë°˜ë„ì²´ ê³µí•™íšŒ `Digital IC(Front-End Design)`

### ğŸ“Ÿ Schedule
* Session #1: 8/4/2025 ~ 8/8/2025
* Session #2: 8/25/2025 ~ 8/29/2025

### ğŸ“” Agenda
1. Semiconductor Fundamentals and Linux Operating System
2. RTL Design and Verification using VerilogHDL and Xcelium Verification Solution
3. RTL-to-GDSII Design(Front End)
* Synthesis
* Logical Equivalence Checking(LEC)
* Post Synthesis Simulation

### ğŸ–¥ï¸ Server Information
* Unit #203: 192.168.0.36:22
* Unit #204: 192.168.3.188:6000

### ğŸ« Account Information
* ID: `std01` ~ `std25`
* Password: 123456
