<!DOCTYPE myNewXML>
<hardware xmlns:xi="http://www.w3.org/2001/XInclude">
 <version major="1" minor="0" revision="0"/>
 <xi:include href="NO_cables.php">
  <xi:fallback/>
 </xi:include>
 <vendor name="FPGA pro"/>
 <clockModels>
  <clockModel name="DFDF">
   <clockNetwork name="WSD" pinP="" lvds="false" pinN="D18"/>
  </clockModel>
  <clockModel name="WSD">
   <clockNetwork name="WXD" pinP="" lvds="false" pinN=""/>
  </clockModel>
  <clockModel name="SDC">
   <clockNetwork name="WDC" pinP="Y20" lvds="false" pinN="AC22"/>
  </clockModel>
 </clockModels>
 <resetModels>
  <resetModel name="DF">
   <clockNetwork name="ActiveLow" pinP="" lvds="false" pinN=""/>
  </resetModel>
  <resetModel name="WD">
   <clockNetwork name="ActiveLow" pinP="Y20" lvds="false" pinN=""/>
  </resetModel>
  <resetModel name="XC">
   <clockNetwork name="ActiveLow" pinP="" lvds="false" pinN=""/>
  </resetModel>
 </resetModels>
 <interfaces>
  <interface name="CFGB" nbBank="1">
   <interfaceBank bank="NA"/>
  </interface>
 </interfaces>
</hardware>
