

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo'
================================================================
* Date:           Thu May  7 18:29:18 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      6.33|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_i)
	3  / (!exitcond_i)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.00ns
ST_1: StgValue_5 (5)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_6 (6)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_7 (7)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: numReps_read (8)  [1/1] 1.00ns
entry:3  %numReps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %numReps)

ST_1: StgValue_9 (9)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (10)  [1/1] 1.00ns
entry:5  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %numReps_out, i32 %numReps_read)

ST_1: tmp (11)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:268
entry:6  %tmp = shl i32 %numReps_read, 7

ST_1: StgValue_12 (12)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:268
entry:7  br label %0


 <State 2>: 6.33ns
ST_2: p_1_i (14)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:278
:0  %p_1_i = phi i24 [ 0, %entry ], [ %r_V_cast_i, %._crit_edge.i ]

ST_2: o_i (15)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:282
:1  %o_i = phi i32 [ 0, %entry ], [ %p_i, %._crit_edge.i ]

ST_2: t_i (16)  [1/1] 0.00ns
:2  %t_i = phi i32 [ 0, %entry ], [ %t, %._crit_edge.i ]

ST_2: exitcond_i (17)  [1/1] 2.52ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:268
:3  %exitcond_i = icmp eq i32 %t_i, %tmp

ST_2: t (18)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:268
:4  %t = add i32 %t_i, 1

ST_2: StgValue_18 (19)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:268
:5  br i1 %exitcond_i, label %.exit, label %1

ST_2: tmp_1_i (24)  [1/1] 2.52ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:271
:3  %tmp_1_i = icmp eq i32 %o_i, 0

ST_2: o (34)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:280
._crit_edge.i:4  %o = add i32 1, %o_i

ST_2: tmp_5_i (35)  [1/1] 2.52ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:282
._crit_edge.i:5  %tmp_5_i = icmp eq i32 %o, 4

ST_2: p_i (36)  [1/1] 1.37ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:282
._crit_edge.i:6  %p_i = select i1 %tmp_5_i, i32 0, i32 %o


 <State 3>: 3.57ns
ST_3: p_1_cast_i (21)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:268
:0  %p_1_cast_i = zext i24 %p_1_i to i32

ST_3: tmp_2_i (22)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:268
:1  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)

ST_3: StgValue_25 (23)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:269
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

ST_3: StgValue_26 (25)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:271
:4  br i1 %tmp_1_i, label %2, label %._crit_edge.i

ST_3: tmp_V_2 (27)  [1/1] 1.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:272
:0  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

ST_3: StgValue_28 (28)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:273
:1  br label %._crit_edge.i

ST_3: p_Val2_s (30)  [1/1] 0.00ns
._crit_edge.i:0  %p_Val2_s = phi i32 [ %tmp_V_2, %2 ], [ %p_1_cast_i, %1 ]

ST_3: eo_V (31)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:275
._crit_edge.i:1  %eo_V = trunc i32 %p_Val2_s to i8

ST_3: StgValue_31 (32)  [1/1] 1.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:276
._crit_edge.i:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 %eo_V)

ST_3: r_V_cast_i (33)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:278
._crit_edge.i:3  %r_V_cast_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 31)

ST_3: empty (37)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:285
._crit_edge.i:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_2_i)

ST_3: StgValue_34 (38)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:268
._crit_edge.i:8  br label %0


 <State 4>: 0.00ns
ST_4: StgValue_35 (40)  [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5   (specinterface  ) [ 00000]
StgValue_6   (specinterface  ) [ 00000]
StgValue_7   (specinterface  ) [ 00000]
numReps_read (read           ) [ 00000]
StgValue_9   (specinterface  ) [ 00000]
StgValue_10  (write          ) [ 00000]
tmp          (shl            ) [ 00110]
StgValue_12  (br             ) [ 01110]
p_1_i        (phi            ) [ 00110]
o_i          (phi            ) [ 00100]
t_i          (phi            ) [ 00100]
exitcond_i   (icmp           ) [ 00110]
t            (add            ) [ 01110]
StgValue_18  (br             ) [ 00000]
tmp_1_i      (icmp           ) [ 00110]
o            (add            ) [ 00000]
tmp_5_i      (icmp           ) [ 00000]
p_i          (select         ) [ 01110]
p_1_cast_i   (zext           ) [ 00000]
tmp_2_i      (specregionbegin) [ 00000]
StgValue_25  (specpipeline   ) [ 00000]
StgValue_26  (br             ) [ 00000]
tmp_V_2      (read           ) [ 00000]
StgValue_28  (br             ) [ 00000]
p_Val2_s     (phi            ) [ 00000]
eo_V         (trunc          ) [ 00000]
StgValue_31  (write          ) [ 00000]
r_V_cast_i   (partselect     ) [ 01110]
empty        (specregionend  ) [ 00000]
StgValue_34  (br             ) [ 01110]
StgValue_35  (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="numReps_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="StgValue_10_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_V_2_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="StgValue_31_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/3 "/>
</bind>
</comp>

<comp id="79" class="1005" name="p_1_i_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="24" slack="1"/>
<pin id="81" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_1_i (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="p_1_i_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="24" slack="1"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1_i/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="o_i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_i (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="o_i_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_i/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="t_i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="t_i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_i/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="p_Val2_s_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="115" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_Val2_s_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="24" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="exitcond_i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="t_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_1_i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="o_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_5_i_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_1_cast_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_1_cast_i/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="eo_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="eo_V/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="r_V_cast_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="6" slack="0"/>
<pin id="181" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_cast_i/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="tmp_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="191" class="1005" name="exitcond_i_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="195" class="1005" name="t_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_1_i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="204" class="1005" name="p_i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

<comp id="209" class="1005" name="r_V_cast_i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="24" slack="1"/>
<pin id="211" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_cast_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="52" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="83" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="122"><net_src comp="66" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="52" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="106" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="106" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="95" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="95" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="146" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="79" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="174"><net_src comp="116" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="116" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="189"><net_src comp="123" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="194"><net_src comp="129" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="134" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="203"><net_src comp="140" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="158" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="212"><net_src comp="176" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="83" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {3 }
	Port: numReps_out | {1 }
 - Input state : 
	Port: StreamingDataWidthCo : in_V_V | {3 }
	Port: StreamingDataWidthCo : numReps | {1 }
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		t : 1
		StgValue_18 : 2
		tmp_1_i : 1
		o : 1
		tmp_5_i : 2
		p_i : 3
	State 3
		p_Val2_s : 1
		eo_V : 2
		StgValue_31 : 3
		r_V_cast_i : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         t_fu_134        |    0    |    32   |
|          |         o_fu_146        |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |    exitcond_i_fu_129    |    0    |    11   |
|   icmp   |      tmp_1_i_fu_140     |    0    |    11   |
|          |      tmp_5_i_fu_152     |    0    |    11   |
|----------|-------------------------|---------|---------|
|  select  |        p_i_fu_158       |    0    |    32   |
|----------|-------------------------|---------|---------|
|   read   | numReps_read_read_fu_52 |    0    |    0    |
|          |    tmp_V_2_read_fu_66   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_10_write_fu_58 |    0    |    0    |
|          | StgValue_31_write_fu_72 |    0    |    0    |
|----------|-------------------------|---------|---------|
|    shl   |        tmp_fu_123       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    p_1_cast_i_fu_166    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       eo_V_fu_171       |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|    r_V_cast_i_fu_176    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   129   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|exitcond_i_reg_191|    1   |
|    o_i_reg_91    |   32   |
|   p_1_i_reg_79   |   24   |
| p_Val2_s_reg_113 |   32   |
|    p_i_reg_204   |   32   |
|r_V_cast_i_reg_209|   24   |
|    t_i_reg_102   |   32   |
|     t_reg_195    |   32   |
|  tmp_1_i_reg_200 |    1   |
|    tmp_reg_186   |   32   |
+------------------+--------+
|       Total      |   242  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------|------|------|------|--------||---------||---------|
| p_1_i_reg_79 |  p0  |   2  |  24  |   48   ||    24   |
|--------------|------|------|------|--------||---------||---------|
|     Total    |      |      |      |   48   ||  1.571  ||    24   |
|--------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   129  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   24   |
|  Register |    -   |   242  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   242  |   153  |
+-----------+--------+--------+--------+
