# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Practica6_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {F:/Practica6 .1/Multiplicador5Bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplicador5Bits
# -- Compiling architecture behavioral of Multiplicador5Bits
# vcom -93 -work work {F:/Practica6 .1/Multiplicador5BitsComp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplicador5BitsComp
# -- Compiling architecture structural of Multiplicador5BitsComp
# vcom -93 -work work {F:/Practica6 .1/bina7seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinA7Seg
# -- Compiling architecture behavioral of BinA7Seg
# 
# vcom -93 -work work {F:/Practica6 .1/simulation/modelsim/Practica6.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplicador5Bits_vhd_tst
# -- Compiling architecture Multiplicador5Bits_arch of Multiplicador5Bits_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  Practica6
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Practica6 
# ** Error: (vsim-3170) Could not find 'F:/Practica6 .1/simulation/modelsim/rtl_work.Practica6'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./Practica6_run_msim_rtl_vhdl.do PAUSED at line 14
vsim work.multiplicador5bitscomp
# vsim work.multiplicador5bitscomp 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.multiplicador5bitscomp(structural)
# Loading work.multiplicador5bits(behavioral)
# Loading work.bina7seg(behavioral)
add wave -position end  sim:/multiplicador5bitscomp/a
add wave -position end  sim:/multiplicador5bitscomp/b
add wave -position end  sim:/multiplicador5bitscomp/disp1
add wave -position end  sim:/multiplicador5bitscomp/disp2
add wave -position end  sim:/multiplicador5bitscomp/disp3
add wave -position end  sim:/multiplicador5bitscomp/pp
add wave -position end  sim:/multiplicador5bitscomp/disp_i
force -freeze sim:/multiplicador5bitscomp/a 01000 0
force -freeze sim:/multiplicador5bitscomp/b 01000 0
run
