// Seed: 1905619959
module module_0;
  tri1 id_2;
  assign id_2 = id_1;
  id_3(
      id_4, 1, id_1
  );
  tri1 id_5 = 1'd0;
  tri0 id_6 = id_4;
  id_7(
      .id_0(1'b0), .id_1(), .id_2(id_1), .id_3(1 ** 1)
  );
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output tri1 id_2
    , id_13,
    input tri0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wire id_7,
    output wand id_8,
    input tri0 id_9,
    output supply0 id_10,
    input supply1 id_11
);
  assign id_13 = id_6 < id_7 ? 1 == "" : id_1 - 1;
  nand (id_0, id_1, id_11, id_13, id_3, id_6, id_7, id_9);
  module_0();
endmodule
