git clone --depth 1 --no-tags https://github.com/siddhantv10/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264187738
git clone --depth 1 --no-tags https://github.com/happysorry/CO_HW32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264403916
git clone --depth 1 --no-tags https://github.com/janFrancoo/32-bit-Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264904909
git clone --depth 1 --no-tags https://github.com/osamamagdy/Randomizer-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264133262
git clone --depth 1 --no-tags https://github.com/AyushMall124/Computer-Architecture--4-stage-pipelined-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263571009
git clone --depth 1 --no-tags https://github.com/cepdnaclk/CO224-E16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262151456
git clone --depth 1 --no-tags https://github.com/Kiran760043/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262183468
git clone --depth 1 --no-tags https://github.com/Ang-Andrew/rhodonite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262777300
git clone --depth 1 --no-tags https://github.com/sherlannn/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262877733
git clone --depth 1 --no-tags https://github.com/Khasehemwy/CPU_Pipeline_SingleThreaded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265125584
git clone --depth 1 --no-tags https://github.com/KoalaYan/CS145-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264794829
git clone --depth 1 --no-tags https://github.com/xinweiliu930/Digital-Design-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264772648
git clone --depth 1 --no-tags https://github.com/RocketFPGA/RocketFPGA_gateware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264737902
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06-lab05-grupo-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262452819
git clone --depth 1 --no-tags https://github.com/codefuturedalao/computerDesignEx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264234103
git clone --depth 1 --no-tags https://github.com/AlpAcA0072/CS207_S20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256721377
git clone --depth 1 --no-tags https://github.com/willriley/pipelined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256720939
git clone --depth 1 --no-tags https://github.com/sarvesh8423/I2C-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259254630
git clone --depth 1 --no-tags https://github.com/cruelkiddy/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260366996
git clone --depth 1 --no-tags https://github.com/AiresCCCC/Verilog-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259822792
git clone --depth 1 --no-tags https://github.com/botrote/Archi_lab_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259678187
git clone --depth 1 --no-tags https://github.com/aminegaizi/VLSI-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259517337
git clone --depth 1 --no-tags https://github.com/rschlaikjer/ecp-alu-sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259721606
git clone --depth 1 --no-tags https://github.com/jorlee99/Verilog-MP3-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259798999
git clone --depth 1 --no-tags https://github.com/hikabekebin/tangnano_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260595352
git clone --depth 1 --no-tags https://github.com/ARohithReddy/multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257819768
git clone --depth 1 --no-tags https://github.com/chmousset/cosim_hdl_analog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265381099
git clone --depth 1 --no-tags https://github.com/raryanatkins/FPGAGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263733298
git clone --depth 1 --no-tags https://github.com/Kiran760043/Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264353240
git clone --depth 1 --no-tags https://github.com/midn8hustlr/booth-multiplier-bist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260139703
git clone --depth 1 --no-tags https://github.com/swathi710/syr2ksource.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262332060
git clone --depth 1 --no-tags https://github.com/adhamosama/Pipelined-MP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260790686
git clone --depth 1 --no-tags https://github.com/kie4280/cpu_design2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263030399
git clone --depth 1 --no-tags https://github.com/PAN-Ziyue/Nexys4_Utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262957774
git clone --depth 1 --no-tags https://github.com/GGuedesAB/ConfigurableCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265444418
git clone --depth 1 --no-tags https://github.com/saint1998/HWSynLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264882968
git clone --depth 1 --no-tags https://github.com/rohansharmaa/gray_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264474084
git clone --depth 1 --no-tags https://github.com/manasdtrivedi/MIPS-Datapath-Components-and-ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265835025
git clone --depth 1 --no-tags https://github.com/zwm/iir_order2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265225615
git clone --depth 1 --no-tags https://github.com/Kashyappatel14/4-way_Traffic_light_control_system_using_Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258422000
git clone --depth 1 --no-tags https://github.com/talicopanda/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258667629
git clone --depth 1 --no-tags https://github.com/Kiran760043/Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258645279
git clone --depth 1 --no-tags https://github.com/gauravzalariya/RISCV---RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258820317
git clone --depth 1 --no-tags https://github.com/nklein9/LegV8_64bit_Klein_S18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259164979
git clone --depth 1 --no-tags https://github.com/jackkoenig/verilator-and-reduction-bug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260306590
git clone --depth 1 --no-tags https://github.com/Kiran760043/Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260587716
git clone --depth 1 --no-tags https://github.com/wylieza/hpes_prac5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260645706
git clone --depth 1 --no-tags https://github.com/Kiran760043/Priority-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261911316
git clone --depth 1 --no-tags https://github.com/jena-thinman/16_bit_ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261905290
git clone --depth 1 --no-tags https://github.com/vivinperis/Verilogassignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261957530
git clone --depth 1 --no-tags https://github.com/JurairBhat/tomasulo-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261990978
git clone --depth 1 --no-tags https://github.com/spencerSunLingWei/Verilog_start_up.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261948910
git clone --depth 1 --no-tags https://github.com/zhewang1996/Flash-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261950754
git clone --depth 1 --no-tags https://github.com/Turux/FPGA-asgmt7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262046906
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Booth-s-Multiplication-Algorithm-in-Verilog-Datapath-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264342077
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Flip-Flop-models-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264207044
git clone --depth 1 --no-tags https://github.com/xx172/xx1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262304155
git clone --depth 1 --no-tags https://github.com/antmicro-labs/fastvdma-wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265031749
git clone --depth 1 --no-tags https://github.com/igarnett6/CS-UY-2204.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263741752
git clone --depth 1 --no-tags https://github.com/lichingcat/LogicDesign_Final-Project-Toybox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261630867
git clone --depth 1 --no-tags https://github.com/cGandom/Multi-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264433477
git clone --depth 1 --no-tags https://github.com/samarth2317/Designing-5x7-Convolution-at-300MHz-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264559962
git clone --depth 1 --no-tags https://github.com/twentworth2/ECE554.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263505161
git clone --depth 1 --no-tags https://github.com/moste00/LFSR-Randomizer-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259481928
git clone --depth 1 --no-tags https://github.com/NestorDP/Ethernet-DE2_115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257711980
git clone --depth 1 --no-tags https://github.com/zlu15/Computer-Architecture-Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257655049
git clone --depth 1 --no-tags https://github.com/helloworld1983/bfd_artix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258679068
git clone --depth 1 --no-tags https://github.com/tanawatdee/light-stick.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259523780
git clone --depth 1 --no-tags https://github.com/yifeichong/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256656342
git clone --depth 1 --no-tags https://github.com/FrankTrek/Verilog_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262037385
git clone --depth 1 --no-tags https://github.com/khayamx/HPES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261855976
git clone --depth 1 --no-tags https://github.com/Amazingxt/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262277476
git clone --depth 1 --no-tags https://github.com/caseysilcox/EE371_Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264305858
git clone --depth 1 --no-tags https://github.com/rohansharmaa/KoggeStoneAdder-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264475109
git clone --depth 1 --no-tags https://github.com/zhengzaiyi/course_notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264124444
git clone --depth 1 --no-tags https://github.com/AnastasyaAleksandrovskaya/InformationSecurity.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264485213
git clone --depth 1 --no-tags https://github.com/LeatherE/CAD2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265296836
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-grupo-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256675132
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-lab05-grupo-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257132013
git clone --depth 1 --no-tags https://github.com/msishuvo/4-Bit-Adder-Layout-Design-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257064521
git clone --depth 1 --no-tags https://github.com/JCloete/EEE4120F-Practicals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260221947
git clone --depth 1 --no-tags https://github.com/josh-macfie/IRSensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258888843
git clone --depth 1 --no-tags https://github.com/SyedWilayath/VerilogCodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261094389
git clone --depth 1 --no-tags https://github.com/liu-allan/Simon-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261067206
git clone --depth 1 --no-tags https://github.com/dianaMess/schoolmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260321325
git clone --depth 1 --no-tags https://github.com/n-samar/Nanci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260564078
git clone --depth 1 --no-tags https://github.com/Kiran760043/Arithemtic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260370105
git clone --depth 1 --no-tags https://github.com/daisuke-k/kuis-isle3hw-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260480349
git clone --depth 1 --no-tags https://github.com/anlowee/MCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262993541
git clone --depth 1 --no-tags https://github.com/johnsonkao0213/CO_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263368486
git clone --depth 1 --no-tags https://github.com/berkaytacar/DIGITAL-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263466871
git clone --depth 1 --no-tags https://github.com/anlowee/PCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263623153
git clone --depth 1 --no-tags https://github.com/mironov-aa/prs_cpld_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264009355
git clone --depth 1 --no-tags https://github.com/bendelathouwer/verilog-examples-opensource-tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263954695
git clone --depth 1 --no-tags https://github.com/ademilua/miniMIPS_Test_Data_Optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262294255
git clone --depth 1 --no-tags https://github.com/lyuyangly/RISCV_SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262836950
git clone --depth 1 --no-tags https://github.com/Jayant-Duneja/2-Stage-Pipelined-Mips-Processsor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257378368
