{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 11:21:58 2017 " "Info: Processing started: Fri Dec 08 11:21:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nombre -c nombre --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nombre -c nombre --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lcd\[0\] " "Warning: Node \"lcd\[0\]\" is a latch" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd\[1\] " "Warning: Node \"lcd\[1\]\" is a latch" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd\[2\] " "Warning: Node \"lcd\[2\]\" is a latch" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd\[3\] " "Warning: Node \"lcd\[3\]\" is a latch" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd\[4\] " "Warning: Node \"lcd\[4\]\" is a latch" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd\[5\] " "Warning: Node \"lcd\[5\]\" is a latch" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd\[6\] " "Warning: Node \"lcd\[6\]\" is a latch" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd\[9\] " "Warning: Node \"lcd\[9\]\" is a latch" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd\[10\] " "Warning: Node \"lcd\[10\]\" is a latch" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd\[11\] " "Warning: Node \"lcd\[11\]\" is a latch" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux15~0 " "Info: Detected gated clock \"Mux15~0\" as buffer" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ep\[2\] " "Info: Detected ripple clock \"ep\[2\]\" as buffer" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ep\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ep\[3\] " "Info: Detected ripple clock \"ep\[3\]\" as buffer" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ep\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ep\[1\] " "Info: Detected ripple clock \"ep\[1\]\" as buffer" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ep\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ep\[0\] " "Info: Detected ripple clock \"ep\[0\]\" as buffer" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ep\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register contador\[6\] register ep\[0\] 244.26 MHz 4.094 ns Internal " "Info: Clock \"clk\" has Internal fmax of 244.26 MHz between source register \"contador\[6\]\" and destination register \"ep\[0\]\" (period= 4.094 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.500 ns + Longest register register " "Info: + Longest register to register delay is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador\[6\] 1 REG LCFF_X7_Y18_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y18_N27; Fanout = 3; REG Node = 'contador\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador[6] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.376 ns) 1.124 ns LessThan0~1 2 COMB LCCOMB_X7_Y17_N28 1 " "Info: 2: + IC(0.748 ns) + CELL(0.376 ns) = 1.124 ns; Loc. = LCCOMB_X7_Y17_N28; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { contador[6] LessThan0~1 } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.525 ns LessThan0~2 3 COMB LCCOMB_X7_Y17_N24 2 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 1.525 ns; Loc. = LCCOMB_X7_Y17_N24; Fanout = 2; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { LessThan0~1 LessThan0~2 } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.150 ns) 2.106 ns LessThan0~4 4 COMB LCCOMB_X7_Y17_N30 22 " "Info: 4: + IC(0.431 ns) + CELL(0.150 ns) = 2.106 ns; Loc. = LCCOMB_X7_Y17_N30; Fanout = 22; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.660 ns) 3.500 ns ep\[0\] 5 REG LCFF_X7_Y18_N9 15 " "Info: 5: + IC(0.734 ns) + CELL(0.660 ns) = 3.500 ns; Loc. = LCFF_X7_Y18_N9; Fanout = 15; REG Node = 'ep\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { LessThan0~4 ep[0] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 38.17 % ) " "Info: Total cell delay = 1.336 ns ( 38.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.164 ns ( 61.83 % ) " "Info: Total interconnect delay = 2.164 ns ( 61.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { contador[6] LessThan0~1 LessThan0~2 LessThan0~4 ep[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { contador[6] {} LessThan0~1 {} LessThan0~2 {} LessThan0~4 {} ep[0] {} } { 0.000ns 0.748ns 0.251ns 0.431ns 0.734ns } { 0.000ns 0.376ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.380 ns - Smallest " "Info: - Smallest clock skew is -0.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.309 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.537 ns) 2.309 ns ep\[0\] 2 REG LCFF_X7_Y18_N9 15 " "Info: 2: + IC(0.773 ns) + CELL(0.537 ns) = 2.309 ns; Loc. = LCFF_X7_Y18_N9; Fanout = 15; REG Node = 'ep\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { clk ep[0] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 66.52 % ) " "Info: Total cell delay = 1.536 ns ( 66.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.773 ns ( 33.48 % ) " "Info: Total interconnect delay = 0.773 ns ( 33.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk ep[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.309 ns" { clk {} clk~combout {} ep[0] {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.689 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns contador\[6\] 3 REG LCFF_X7_Y18_N27 3 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X7_Y18_N27; Fanout = 3; REG Node = 'contador\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl contador[6] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl contador[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} contador[6] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk ep[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.309 ns" { clk {} clk~combout {} ep[0] {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl contador[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} contador[6] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { contador[6] LessThan0~1 LessThan0~2 LessThan0~4 ep[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { contador[6] {} LessThan0~1 {} LessThan0~2 {} LessThan0~4 {} ep[0] {} } { 0.000ns 0.748ns 0.251ns 0.431ns 0.734ns } { 0.000ns 0.376ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk ep[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.309 ns" { clk {} clk~combout {} ep[0] {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl contador[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} contador[6] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 38 " "Warning: Circuit may not operate. Detected 38 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ep\[3\] lcd\[11\] clk 3.76 ns " "Info: Found hold time violation between source  pin or register \"ep\[3\]\" and destination pin or register \"lcd\[11\]\" for clock \"clk\" (Hold time is 3.76 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.329 ns + Largest " "Info: + Largest clock skew is 5.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.201 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.787 ns) 2.744 ns ep\[1\] 2 REG LCFF_X7_Y17_N23 14 " "Info: 2: + IC(0.958 ns) + CELL(0.787 ns) = 2.744 ns; Loc. = LCFF_X7_Y17_N23; Fanout = 14; REG Node = 'ep\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clk ep[1] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.150 ns) 3.679 ns Mux15~0 3 COMB LCCOMB_X7_Y18_N2 1 " "Info: 3: + IC(0.785 ns) + CELL(0.150 ns) = 3.679 ns; Loc. = LCCOMB_X7_Y18_N2; Fanout = 1; COMB Node = 'Mux15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { ep[1] Mux15~0 } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.000 ns) 5.646 ns Mux15~0clkctrl 4 COMB CLKCTRL_G13 10 " "Info: 4: + IC(1.967 ns) + CELL(0.000 ns) = 5.646 ns; Loc. = CLKCTRL_G13; Fanout = 10; COMB Node = 'Mux15~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { Mux15~0 Mux15~0clkctrl } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.150 ns) 7.201 ns lcd\[11\] 5 REG LCCOMB_X1_Y18_N6 1 " "Info: 5: + IC(1.405 ns) + CELL(0.150 ns) = 7.201 ns; Loc. = LCCOMB_X1_Y18_N6; Fanout = 1; REG Node = 'lcd\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { Mux15~0clkctrl lcd[11] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.086 ns ( 28.97 % ) " "Info: Total cell delay = 2.086 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.115 ns ( 71.03 % ) " "Info: Total interconnect delay = 5.115 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { clk ep[1] Mux15~0 Mux15~0clkctrl lcd[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.201 ns" { clk {} clk~combout {} ep[1] {} Mux15~0 {} Mux15~0clkctrl {} lcd[11] {} } { 0.000ns 0.000ns 0.958ns 0.785ns 1.967ns 1.405ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.872 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.537 ns) 1.872 ns ep\[3\] 2 REG LCFF_X1_Y18_N17 15 " "Info: 2: + IC(0.336 ns) + CELL(0.537 ns) = 1.872 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 15; REG Node = 'ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { clk ep[3] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.05 % ) " "Info: Total cell delay = 1.536 ns ( 82.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.336 ns ( 17.95 % ) " "Info: Total interconnect delay = 0.336 ns ( 17.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { clk ep[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.872 ns" { clk {} clk~combout {} ep[3] {} } { 0.000ns 0.000ns 0.336ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { clk ep[1] Mux15~0 Mux15~0clkctrl lcd[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.201 ns" { clk {} clk~combout {} ep[1] {} Mux15~0 {} Mux15~0clkctrl {} lcd[11] {} } { 0.000ns 0.000ns 0.958ns 0.785ns 1.967ns 1.405ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { clk ep[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.872 ns" { clk {} clk~combout {} ep[3] {} } { 0.000ns 0.000ns 0.336ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.319 ns - Shortest register register " "Info: - Shortest register to register delay is 1.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ep\[3\] 1 REG LCFF_X1_Y18_N17 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 15; REG Node = 'ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ep[3] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.398 ns) 0.790 ns Mux14~0 2 COMB LCCOMB_X1_Y18_N4 1 " "Info: 2: + IC(0.392 ns) + CELL(0.398 ns) = 0.790 ns; Loc. = LCCOMB_X1_Y18_N4; Fanout = 1; COMB Node = 'Mux14~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { ep[3] Mux14~0 } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 1.319 ns lcd\[11\] 3 REG LCCOMB_X1_Y18_N6 1 " "Info: 3: + IC(0.254 ns) + CELL(0.275 ns) = 1.319 ns; Loc. = LCCOMB_X1_Y18_N6; Fanout = 1; REG Node = 'lcd\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Mux14~0 lcd[11] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.673 ns ( 51.02 % ) " "Info: Total cell delay = 0.673 ns ( 51.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.646 ns ( 48.98 % ) " "Info: Total interconnect delay = 0.646 ns ( 48.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { ep[3] Mux14~0 lcd[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.319 ns" { ep[3] {} Mux14~0 {} lcd[11] {} } { 0.000ns 0.392ns 0.254ns } { 0.000ns 0.398ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { clk ep[1] Mux15~0 Mux15~0clkctrl lcd[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.201 ns" { clk {} clk~combout {} ep[1] {} Mux15~0 {} Mux15~0clkctrl {} lcd[11] {} } { 0.000ns 0.000ns 0.958ns 0.785ns 1.967ns 1.405ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { clk ep[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.872 ns" { clk {} clk~combout {} ep[3] {} } { 0.000ns 0.000ns 0.336ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { ep[3] Mux14~0 lcd[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.319 ns" { ep[3] {} Mux14~0 {} lcd[11] {} } { 0.000ns 0.392ns 0.254ns } { 0.000ns 0.398ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk slcd\[0\] lcd\[0\] 11.938 ns register " "Info: tco from clock \"clk\" to destination pin \"slcd\[0\]\" through register \"lcd\[0\]\" is 11.938 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.130 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.787 ns) 2.744 ns ep\[1\] 2 REG LCFF_X7_Y17_N23 14 " "Info: 2: + IC(0.958 ns) + CELL(0.787 ns) = 2.744 ns; Loc. = LCFF_X7_Y17_N23; Fanout = 14; REG Node = 'ep\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clk ep[1] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.150 ns) 3.679 ns Mux15~0 3 COMB LCCOMB_X7_Y18_N2 1 " "Info: 3: + IC(0.785 ns) + CELL(0.150 ns) = 3.679 ns; Loc. = LCCOMB_X7_Y18_N2; Fanout = 1; COMB Node = 'Mux15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { ep[1] Mux15~0 } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.000 ns) 5.646 ns Mux15~0clkctrl 4 COMB CLKCTRL_G13 10 " "Info: 4: + IC(1.967 ns) + CELL(0.000 ns) = 5.646 ns; Loc. = CLKCTRL_G13; Fanout = 10; COMB Node = 'Mux15~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { Mux15~0 Mux15~0clkctrl } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 7.130 ns lcd\[0\] 5 REG LCCOMB_X22_Y21_N0 1 " "Info: 5: + IC(1.334 ns) + CELL(0.150 ns) = 7.130 ns; Loc. = LCCOMB_X22_Y21_N0; Fanout = 1; REG Node = 'lcd\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { Mux15~0clkctrl lcd[0] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.086 ns ( 29.26 % ) " "Info: Total cell delay = 2.086 ns ( 29.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.044 ns ( 70.74 % ) " "Info: Total interconnect delay = 5.044 ns ( 70.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.130 ns" { clk ep[1] Mux15~0 Mux15~0clkctrl lcd[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.130 ns" { clk {} clk~combout {} ep[1] {} Mux15~0 {} Mux15~0clkctrl {} lcd[0] {} } { 0.000ns 0.000ns 0.958ns 0.785ns 1.967ns 1.334ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns + Longest register pin " "Info: + Longest register to pin delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd\[0\] 1 REG LCCOMB_X22_Y21_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y21_N0; Fanout = 1; REG Node = 'lcd\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd[0] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(2.642 ns) 4.808 ns slcd\[0\] 2 PIN PIN_J1 0 " "Info: 2: + IC(2.166 ns) + CELL(2.642 ns) = 4.808 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'slcd\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { lcd[0] slcd[0] } "NODE_NAME" } } { "nombre.vhd" "" { Text "F:/nombre lcd/nombre.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 54.95 % ) " "Info: Total cell delay = 2.642 ns ( 54.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.166 ns ( 45.05 % ) " "Info: Total interconnect delay = 2.166 ns ( 45.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { lcd[0] slcd[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { lcd[0] {} slcd[0] {} } { 0.000ns 2.166ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.130 ns" { clk ep[1] Mux15~0 Mux15~0clkctrl lcd[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.130 ns" { clk {} clk~combout {} ep[1] {} Mux15~0 {} Mux15~0clkctrl {} lcd[0] {} } { 0.000ns 0.000ns 0.958ns 0.785ns 1.967ns 1.334ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { lcd[0] slcd[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { lcd[0] {} slcd[0] {} } { 0.000ns 2.166ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 11:22:10 2017 " "Info: Processing ended: Fri Dec 08 11:22:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
