// Seed: 1019219642
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_9;
  wire id_10;
  assign id_9[1+1] = 1'b0;
  assign id_6[1]   = id_2;
  always id_3 <= 1'b0;
  module_0(
      id_2, id_2, id_5, id_10
  );
  wire id_11;
endmodule
