
*** Running vivado
    with args -log FIR_Para.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_Para.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source FIR_Para.tcl -notrace
Command: synth_design -top FIR_Para -part xc7a200tisbv484-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6048 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 390.129 ; gain = 97.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_Para' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:23]
	Parameter I_W bound to: 16 - type: integer 
	Parameter O_W bound to: 16 - type: integer 
	Parameter C_W bound to: 16 - type: integer 
	Parameter L_F bound to: 5 - type: integer 
	Parameter C_T bound to: 80 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[5] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
WARNING: [Synth 8-6014] Unused sequential element regenrate_reg was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:51]
INFO: [Synth 8-256] done synthesizing module 'FIR_Para' (1#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 441.836 ; gain = 149.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 441.836 ; gain = 149.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tisbv484-1L
INFO: [Device 21-403] Loading part xc7a200tisbv484-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 441.836 ; gain = 149.012
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[1] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[2] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[3] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[4] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 441.836 ; gain = 149.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIR_Para 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Xn_reg[1][15:0]' into 'Xn_reg[1][15:0]' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[1] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
INFO: [Synth 8-4471] merging register 'Xn_reg[2][15:0]' into 'Xn_reg[2][15:0]' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
INFO: [Synth 8-4471] merging register 'Xn_reg[3][15:0]' into 'Xn_reg[3][15:0]' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[2] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[3] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[3] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[4] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.srcs/sources_1/new/FIR_Para.v:37]
DSP Report: Generating DSP Y1, operation Mode is: A*B''.
DSP Report: register Xn_reg[3] is absorbed into DSP Y1.
DSP Report: register Xn_reg[4] is absorbed into DSP Y1.
DSP Report: operator Y1 is absorbed into DSP Y1.
DSP Report: Generating DSP Y0, operation Mode is: C+A*B.
DSP Report: operator Y0 is absorbed into DSP Y0.
DSP Report: operator Y4 is absorbed into DSP Y0.
DSP Report: Generating DSP Y0, operation Mode is: PCIN+A*B''.
DSP Report: register Xn_reg[2] is absorbed into DSP Y0.
DSP Report: register Xn_reg[3] is absorbed into DSP Y0.
DSP Report: operator Y0 is absorbed into DSP Y0.
DSP Report: operator Y2 is absorbed into DSP Y0.
DSP Report: Generating DSP Y0, operation Mode is: PCIN+A*B''.
DSP Report: register Xn_reg[1] is absorbed into DSP Y0.
DSP Report: register Xn_reg[2] is absorbed into DSP Y0.
DSP Report: operator Y0 is absorbed into DSP Y0.
DSP Report: operator Y3 is absorbed into DSP Y0.
DSP Report: Generating DSP Y_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register Xn_reg[1] is absorbed into DSP Y_reg.
DSP Report: register Y_reg is absorbed into DSP Y_reg.
DSP Report: operator Y0 is absorbed into DSP Y_reg.
DSP Report: operator Y4 is absorbed into DSP Y_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 624.859 ; gain = 332.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_Para    | A*B''        | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|FIR_Para    | C+A*B        | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Para    | PCIN+A*B''   | 16     | 16     | -      | -      | 16     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|FIR_Para    | PCIN+A*B''   | 16     | 16     | -      | -      | 16     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|FIR_Para    | (PCIN+A*B2)' | 16     | 16     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 624.859 ; gain = 332.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 633.887 ; gain = 341.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 633.887 ; gain = 341.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 633.887 ; gain = 341.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 633.887 ; gain = 341.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 633.887 ; gain = 341.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 633.887 ; gain = 341.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 633.887 ; gain = 341.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     5|
|3     |LUT1    |     1|
|4     |FDRE    |    32|
|5     |IBUF    |    98|
|6     |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   153|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 633.887 ; gain = 341.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 633.887 ; gain = 341.063
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 633.887 ; gain = 341.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 733.926 ; gain = 454.047
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Assign_4_4_FIR_Para/Assign_4_4_FIR_Para.runs/synth_1/FIR_Para.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_Para_utilization_synth.rpt -pb FIR_Para_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.189 . Memory (MB): peak = 733.926 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 14:44:44 2019...
