$date
	Tue Oct 15 14:00:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_my_ha $end
$var wire 1 ! out2 $end
$var wire 1 " out1 $end
$var reg 1 # in1 $end
$var reg 1 $ in2 $end
$scope module mn1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! c $end
$var wire 1 " r $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
1$
#30
1"
0$
1#
#40
0"
1!
1$
