[VERILOG Module]
NAME = vloga_dig_submod_input_capa_bd 
SOURCE = /stud/users/promo14/hilaire/CBN/capa_entree/worksim/work/_CG/vloga_dig_submod_input_capa_bd.v 
LINE = 4
[Generics]
( alim_voltage   real   0.000000e+00 ) 
( slew_lower_threshold_pct   real   0.000000e+00 ) 
( slew_upper_threshold_pct   real   0.000000e+00 ) 
( input_threshold_pct   real   0.000000e+00 ) 
( output_threshold_pct   real   0.000000e+00 ) 
[Ports]
(PORT SIGNAL capa_charge_val  IN REAL)
(PORT SIGNAL capa_test_val  IN REAL)
(PORT SIGNAL circuit_propagation_time  OUT REAL)
(PORT SIGNAL test_propagation_time  OUT REAL)
(PORT SIGNAL fin_test  IN STD_LOGIC)
(PORT SIGNAL \_ana_evt_sig_#1#73#\\  IN STD_LOGIC)
(PORT SIGNAL \_ana_evt_sig_#2#76#\\  IN STD_LOGIC)
(PORT SIGNAL \_ana_evt_sig_#3#79#\\  IN STD_LOGIC)
(PORT SIGNAL \_ana_evt_sig_#4#82#\\  IN STD_LOGIC)
(PORT SIGNAL \_ana_evt_sig_#5#85#\\  IN STD_LOGIC)
(PORT SIGNAL \_ana_evt_sig_#6#88#\\  IN STD_LOGIC)
