# Vedic Multiplier (VediMultiplier)

> A family of efficient Vedic multipliers in Verilog for high-speed arithmetic, with parameterized bit widths.

---

## ðŸ”§ Features
- Implements Vedic multiplication using breakdown into 2x2, 4x4, 8x8, and 16x16 blocks
- Hierarchical design with clean module structure
- Parameterizable width for flexible usage
- Pure combinational logic â€” no clocking for high-speed synthesis
