# apb_RAL
the design contains five register, frist one is the control register and rest are the general purpose registers, the master (testbench) and slave communicates using APB(Advance peripheral Bus protocols), the design is verified using RAL model in UVM.
