#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 13 15:37:19 2020
# Process ID: 18969
# Current directory: /home/gsaied/Desktop/old_rtl/fire4_expand3
# Command line: vivado
# Log file: /home/gsaied/Desktop/old_rtl/fire4_expand3/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire4_expand3/vivado.jou
#-----------------------------------------------------------
start_gui
open_hw
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_hw: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6538.250 ; gain = 133.094 ; free physical = 1465 ; free virtual = 5588
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.memory_type {rom} CONFIG.input_options {non_registered} CONFIG.output_options {registered}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files /home/gsaied/Desktop/old_rtl/fire4_expand3/.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  /home/gsaied/Desktop/old_rtl/fire4_expand3/.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/gsaied/Desktop/old_rtl/fire4_expand3/.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/gsaied/Desktop/old_rtl/fire4_expand3/.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 2 dist_mem_gen_0_synth_1
ERROR: [Common 17-53] User Exception: No open project. Please use Save Project As to save your work and re-do this operation.

close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/gsaied/Desktop/old_rtl/fire4_expand3/.Xil/Vivado-18969-GCS/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 13 15:49:30 2020...
create_project project_1 /home/gsaied/Desktop/old_rtl/fire4_expand3/project_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 6653.180 ; gain = 0.000 ; free physical = 1571 ; free virtual = 5879
add_files -norecurse /home/gsaied/Desktop/old_rtl/fire4_expand3/weights.mem
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/gsaied/Desktop/old_rtl/fire4_expand3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
open_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 16:00:45 2020...
