$date
	Sun Oct 23 02:07:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#835365
b10111 !
1"
#835366
b10111 &
b10111 %
1$
#835367
0"
#835370
b1000110 &
b1000110 %
#835374
b100011 &
b100011 %
#835378
b1101010 &
b1101010 %
#835382
b110101 &
b110101 %
#835386
b10100000 &
b10100000 %
#835390
b1010000 &
b1010000 %
#835394
b101000 &
b101000 %
#835398
b10100 &
b10100 %
#835402
b1010 &
b1010 %
#835406
b101 &
b101 %
#835410
b10000 &
b10000 %
#835414
b1000 &
b1000 %
#835418
b100 &
b100 %
#835422
b10 &
b10 %
#835426
b1 &
b1 %
1#
#835430
b0 &
0#
b0 %
0$
#1766454
b1001 &
b1001 %
1$
b1001 !
1"
#1766455
0"
#1766458
b11100 &
b11100 %
#1766462
b1110 &
b1110 %
#1766466
b111 &
b111 %
#1766470
b10110 &
b10110 %
#1766474
b1011 &
b1011 %
#1766478
b100010 &
b100010 %
#1766482
b10001 &
b10001 %
#1766486
b110100 &
b110100 %
#1766490
b11010 &
b11010 %
#1766494
b1101 &
b1101 %
#1766498
b101000 &
b101000 %
#1766502
b10100 &
b10100 %
#1766506
b1010 &
b1010 %
#1766510
b101 &
b101 %
#1766514
b10000 &
b10000 %
#1766518
b1000 &
b1000 %
#1766522
b100 &
b100 %
#1766526
b10 &
b10 %
#1766530
b1 &
b1 %
1#
#1766534
b0 &
0#
b0 %
0$
#2773704
1"
#2773706
b1001 &
b1001 %
1$
#2773707
0"
#2773710
b11100 &
b11100 %
#2773714
b1110 &
b1110 %
#2773718
b111 &
b111 %
#2773722
b10110 &
b10110 %
#2773726
b1011 &
b1011 %
#2773730
b100010 &
b100010 %
#2773734
b10001 &
b10001 %
#2773738
b110100 &
b110100 %
#2773742
b11010 &
b11010 %
#2773746
b1101 &
b1101 %
#2773750
b101000 &
b101000 %
#2773754
b10100 &
b10100 %
#2773758
b1010 &
b1010 %
#2773762
b101 &
b101 %
#2773766
b10000 &
b10000 %
#2773770
b1000 &
b1000 %
#2773774
b100 &
b100 %
#2773778
b10 &
b10 %
#2773782
b1 &
1#
b1 %
#2773786
b0 &
b0 %
0#
0$
#4500012
