Oh no...

Cycle: 9
RARS instruction number: 10	Instruction: auipc x10,64528
Expected:	Register Write to Reg: 0x0A Val: 0x10010024
Got     :	Register Write to Reg: 0x0A Val: 0x0FC1000A
Incorrect write

Cycle: 10
RARS instruction number: 11	Instruction: addi x10,x10,-36
Expected:	Register Write to Reg: 0x0A Val: 0x10010000
Got     :	Register Write to Reg: 0x0A Val: 0x0FC0FFE6
Incorrect write

Cycle: 11
RARS instruction number: 12	Instruction: lw x11,0(x10)
Expected:	Register Write to Reg: 0x0B Val: 0x00000005
Got     :	Register Write to Reg: 0x0B Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


