Aamodt, T. and Chow, P. 1999. Numerical error minimizing floating-point to fixed-point ANSI C compilation. In Proceedings of the 1<sup>st</sup> Workshop on Media Processors and Digital Signal Processing.
Altera. 2010. Quartus II Handbook v11.0. http://www.altera.com/literature/archives/lit-archive-index.jsp&quest;doctype=Handbooks&prodCat;=Quartus&percnt;&percnt;20II&percnt;20Software
Balough, C. 2011. Strategic considerations for emerging SoC FPGA's. Altera whitepaper.
Pavle Belanovic , Miriam Leeser, A Library of Parameterized Floating-Point Modules and Their Use, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.657-666, September 02-04, 2002
Brown, A. W., Kelly, P. H., and Luk, W. 2008. Profile-Directed speculative optimization of reconfigurable floating point data paths. In Proceedings of the Workshop on Reconfigurable Computing at HiPEAC.
Andrea G. M. Cilio , Henk Corporaal, Floating Point to Fixed Point Conversion of C Code, Proceedings of the 8th International Conference on Compiler Construction, Held as Part of the European Joint Conferences on the Theory and Practice of Software, ETAPS'99, p.229-243, March 22-28, 1999
Cope, B., Cheeung, P. Y. K., Luk, W., and Witt, S. 2005. Have GPU's made FPGA's redundant in the field of video processing&quest; In Proceedings of the IEEE International Conference on Field Programmable Technology (FPT'05). 111--118.
Czajkowski, T., Aydonat, U., Denisenko, D., Freeman, J., Kinser, M., et al. 2012. From openCL to high-performance hardware on FPGA's. In Proceedings of the 22<sup>nd</sup> International Conference on Field-Programmable Logic and Applications.
Florent de Dinechin , Jérémie Detrey , Octavian Cret , Radu Tudoran, When FPGAs are better at floating-point than microprocessors, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA[doi>10.1145/1344671.1344717]
Jeremy Fowers , Greg Brown , Patrick Cooke , Greg Stitt, A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, February 22-24, 2012, Monterey, California, USA[doi>10.1145/2145694.2145704]
Altaf Abdul Gaffar , Oskar Mencer , Wayne Luk , Peter Y.  K. Cheung, Unifying Bit-Width Optimisation for Fixed-Point and Floating-Point Designs, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.79-88, April 20-23, 2004
Han, K., Olson, A. G., and Evans, B. L. 2006. Automatic floating-point to fixed-point transformations. In Proceeding of the 40<sup>th</sup> ASILOMAR Conference on Signals, Systems and Computers. 79--83.
Hans M. Jacobson , Prabhakar N. Kudva , Pradip Bose , Peter W. Cook , Stanley E. Schuster, Synchronous Interlocked Pipelines, Proceedings of the 8th International Symposium on Asynchronus Circuits and Systems, p.3, April 08-11, 2002
Johnson, J., Chagnon, T., Vachranukunkiet, P., Nagvajara, P., and Nwankpa, C. 2008. Sparse LU decomposition using FPGA's. In Proceedings of the International Workshop on State-of-the-Art in Scientific and Parallel Computing (PARA).
Khronos OpenCLWorking Group. 2008. The openCL specification, version 1.0.29. http://www.khronos.org/registry/cl/specs/opencl-1.0.29.pdf
Martin Langhammer, Teraflop FPGA Design, Proceedings of the 2011 IEEE 20th Symposium on Computer Arithmetic, p.187-188, July 25-27, 2011[doi>10.1109/ARITH.2011.32]
Lattner, C. 2007 New LLVM C front-end: “clang”. In cfe-dev mailing list. http://lists.cs.uiuc.edu/pipermail/llvmdev/2007-July/009817.html
Chris Lattner , Vikram Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.75, March 20-24, 2004, Palo Alto, California
Lin, W., Tao, D., Kacprzyk, J., Li, Z., Izquiedo, E., et al. 2011. Multimedia Analysis, Processing and Communications. Studies in Computational Intelligence. Springer.
Paulius Micikevicius, 3D finite difference computation on GPUs using CUDA, Proceedings of 2nd Workshop on General Purpose Processing on Graphics Processing Units, p.79-84, March 08-08, 2009, Washington, D.C.[doi>10.1145/1513895.1513905]
NVIDIA. 2010. NVDIA openCL SDK code samples. https://developer.nvidia.com/opencl
Olson, H., Jantsch, A., and Tenhunen, H. 1999. Floating-To fixed-point refinement in mathlab with an object-oriented library. In Proceedings of the 17<sup>th</sup> IEEE Nordic Micro Electronics Event (NORDIC'99).
Singh, D. 2011. Implementing FPGA design with the OpenCL standard. Altera whitepaper.
Michael D. Smith, Overcoming the challenges to feedback-directed optimization (Keynote Talk), Proceedings of the ACM SIGPLAN workshop on Dynamic and adaptive compilation and optimization, p.1-11, January 2000[doi>10.1145/351397.351408]
Strickland, M. and Langhammer, M. 2008. FPGA coprocessing evolution: Sustained performance approaches. Altera whitepaper.
Verma, S. and McElheny, P. 2012. Introducing innovations at 28 nm to move beyond moores law. Altera whitepaper.
Winkler, S. 2012. Analysis of public image and video databases for quality assessment. J. Sel. Topics Signal Process. 6, 6, 616--625.
Winkler, S. and Mohandas, P. 2008. The evolution of video quality measurements: From PSNR to hybrid metrics. IEEE Trans. Broadcast. 54, 3, 660--668.
Xilinx. 2011. Zinq 7000 EPP product brief. http://press.xilinx.com/phoenix.zhtml&quest;c=212763&p;=irol-newsArticle&ID;=1678259&highlight;=
Zhang. Y., Shalabi, Y. H., Jain, R., Nagar, K. K. and Bakos, J. D. 2009. FPGA vs GPU for sparse matrix vector multiply. In Proceedings of the International Conference on Field-Programmable Technology.
