
*** Running vivado
    with args -log clock_with_set.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock_with_set.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source clock_with_set.tcl -notrace
Command: synth_design -top clock_with_set -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12297 
WARNING: [Synth 8-2611] redeclaration of ansi port keyboard_val is not allowed [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:142]
WARNING: [Synth 8-976] keyboard_val has already been declared [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:142]
WARNING: [Synth 8-2654] second declaration of keyboard_val ignored [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:142]
INFO: [Synth 8-994] keyboard_val is declared here [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port out_sec is not allowed [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_clock_assembly.v:45]
WARNING: [Synth 8-2611] redeclaration of ansi port out_min is not allowed [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_clock_assembly.v:46]
WARNING: [Synth 8-2611] redeclaration of ansi port out_hour is not allowed [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_clock_assembly.v:47]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1256.445 ; gain = 72.270 ; free physical = 108 ; free virtual = 7655
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clock_with_set' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/clock_with_set.v:23]
INFO: [Synth 8-638] synthesizing module 'key_top' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:23]
	Parameter NO_KEY_PRESSED bound to: 6'b000001 
	Parameter SCAN_COL0 bound to: 6'b000010 
	Parameter SCAN_COL1 bound to: 6'b000100 
	Parameter SCAN_COL2 bound to: 6'b001000 
	Parameter SCAN_COL3 bound to: 6'b010000 
	Parameter KEY_PRESSED bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:148]
WARNING: [Synth 8-5788] Register col_val_reg in module key_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:129]
WARNING: [Synth 8-5788] Register row_val_reg in module key_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:130]
INFO: [Synth 8-256] done synthesizing module 'key_top' (1#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:23]
INFO: [Synth 8-638] synthesizing module 'new_clock_assembly' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_clock_assembly.v:23]
INFO: [Synth 8-638] synthesizing module 'half_sec_timer' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/half_sec_timer.v:23]
INFO: [Synth 8-256] done synthesizing module 'half_sec_timer' (2#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/half_sec_timer.v:23]
INFO: [Synth 8-638] synthesizing module 'new_counter_sub' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_sub.v:23]
	Parameter cc bound to: 60 - type: integer 
INFO: [Synth 8-638] synthesizing module 'new_counter_setter' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_setter.v:28]
	Parameter cout bound to: 60 - type: integer 
INFO: [Synth 8-638] synthesizing module 'decimal_decoder' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/decimal_decoder.v:25]
INFO: [Synth 8-256] done synthesizing module 'decimal_decoder' (3#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/decimal_decoder.v:25]
INFO: [Synth 8-638] synthesizing module 'decimal_encoder' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/decimal_encoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'decimal_encoder' (4#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/decimal_encoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'new_counter_setter' (5#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_setter.v:28]
INFO: [Synth 8-638] synthesizing module 'new_counter' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_24.v:23]
	Parameter cout bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'new_counter' (6#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_24.v:23]
INFO: [Synth 8-256] done synthesizing module 'new_counter_sub' (7#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_sub.v:23]
INFO: [Synth 8-638] synthesizing module 'new_counter_sub__parameterized0' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_sub.v:23]
	Parameter cc bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'new_counter_setter__parameterized0' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_setter.v:28]
	Parameter cout bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'new_counter_setter__parameterized0' (7#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_setter.v:28]
INFO: [Synth 8-638] synthesizing module 'new_counter__parameterized0' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_24.v:23]
	Parameter cout bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'new_counter__parameterized0' (7#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_24.v:23]
INFO: [Synth 8-256] done synthesizing module 'new_counter_sub__parameterized0' (7#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_sub.v:23]
INFO: [Synth 8-638] synthesizing module 'seg_assembly' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/seg_assembly.v:24]
INFO: [Synth 8-638] synthesizing module 'clock_2000Hz' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/clock_2000Hz.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock_2000Hz' (8#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/clock_2000Hz.v:23]
INFO: [Synth 8-638] synthesizing module 'light_7seg' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/light_7seg.v:23]
INFO: [Synth 8-226] default block is never used [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/light_7seg.v:27]
INFO: [Synth 8-256] done synthesizing module 'light_7seg' (9#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/light_7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'seg_scanner' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v:25]
	Parameter seg_num bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v:49]
INFO: [Synth 8-256] done synthesizing module 'seg_scanner' (10#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v:25]
INFO: [Synth 8-256] done synthesizing module 'seg_assembly' (11#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/seg_assembly.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_clock_assembly' (12#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_clock_assembly.v:23]
INFO: [Synth 8-638] synthesizing module 'ring_module' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/ring_module.v:23]
WARNING: [Synth 8-3848] Net round in module/entity ring_module does not have driver. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/ring_module.v:33]
INFO: [Synth 8-256] done synthesizing module 'ring_module' (13#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/ring_module.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'in_sec' does not match port width (8) of module 'ring_module' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/clock_with_set.v:49]
WARNING: [Synth 8-689] width (6) of port connection 'in_min' does not match port width (8) of module 'ring_module' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/clock_with_set.v:49]
WARNING: [Synth 8-689] width (6) of port connection 'in_hour' does not match port width (8) of module 'ring_module' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/clock_with_set.v:49]
WARNING: [Synth 8-689] width (1) of port connection 'round' does not match port width (5) of module 'ring_module' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/clock_with_set.v:49]
INFO: [Synth 8-256] done synthesizing module 'clock_with_set' (14#1) [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/clock_with_set.v:23]
WARNING: [Synth 8-3331] design ring_module has unconnected port round[4]
WARNING: [Synth 8-3331] design ring_module has unconnected port round[3]
WARNING: [Synth 8-3331] design ring_module has unconnected port round[2]
WARNING: [Synth 8-3331] design ring_module has unconnected port round[1]
WARNING: [Synth 8-3331] design ring_module has unconnected port round[0]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[7]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[6]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[5]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[4]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[3]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[2]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[1]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[0]
WARNING: [Synth 8-3331] design clock_with_set has unconnected port led[3]
WARNING: [Synth 8-3331] design clock_with_set has unconnected port led[2]
WARNING: [Synth 8-3331] design clock_with_set has unconnected port led[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1283.695 ; gain = 99.520 ; free physical = 149 ; free virtual = 7672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1283.695 ; gain = 99.520 ; free physical = 147 ; free virtual = 7672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc]
WARNING: [Vivado 12-584] No ports matched 'h[3]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'h[2]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'h[1]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'h[0]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[3]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[2]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[1]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[0]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'f[3]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'f[2]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'f[1]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'f[0]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'e[3]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'e[2]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'e[1]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'e[0]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[3]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[2]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[1]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[0]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c[3]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c[2]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c[1]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c[0]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buzz_out'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buzz_out'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/exchange_src/KEY_SEG.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_with_set_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_with_set_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/桌面/KEY_SEG1.xdc]
Finished Parsing XDC File [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/桌面/KEY_SEG1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/constrs_1/imports/桌面/KEY_SEG1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_with_set_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_with_set_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1624.945 ; gain = 0.000 ; free physical = 107 ; free virtual = 7423
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:40 . Memory (MB): peak = 1624.945 ; gain = 440.770 ; free physical = 128 ; free virtual = 7492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:40 . Memory (MB): peak = 1624.945 ; gain = 440.770 ; free physical = 127 ; free virtual = 7493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:41 . Memory (MB): peak = 1624.945 ; gain = 440.770 ; free physical = 128 ; free virtual = 7495
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'key_top'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_pressed_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyboard_val" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:39]
INFO: [Synth 8-5545] ROM "cout" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cout" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:42 . Memory (MB): peak = 1624.945 ; gain = 440.770 ; free physical = 111 ; free virtual = 7485
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 32    
	   7 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module key_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 1     
Module half_sec_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decimal_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module new_counter_setter 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module new_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
Module new_counter_setter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module new_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
Module clock_2000Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seg_scanner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "keyboard_val" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/文档/KEY_SEG.v:39]
WARNING: [Synth 8-6014] Unused sequential element hour/nc/clk_out_reg was removed.  [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_counter_24.v:36]
INFO: [Synth 8-5545] ROM "sec_clock/cout" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg7/c2000/cout" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design ring_module has unconnected port round[4]
WARNING: [Synth 8-3331] design ring_module has unconnected port round[3]
WARNING: [Synth 8-3331] design ring_module has unconnected port round[2]
WARNING: [Synth 8-3331] design ring_module has unconnected port round[1]
WARNING: [Synth 8-3331] design ring_module has unconnected port round[0]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[7]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[6]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[5]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[4]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[3]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[2]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[1]
WARNING: [Synth 8-3331] design ring_module has unconnected port in_hour[0]
WARNING: [Synth 8-3331] design clock_with_set has unconnected port led[3]
WARNING: [Synth 8-3331] design clock_with_set has unconnected port led[2]
WARNING: [Synth 8-3331] design clock_with_set has unconnected port led[1]
INFO: [Synth 8-3886] merging instance 'can/seg7/sc/en_reg[2]' (FDPE) to 'can/seg7/sc/en_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\can/seg7/sc/out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (can/seg7/sc/out_reg[7]) is unused and will be removed from module clock_with_set.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\can/hour/nc/cnt_reg[5]_C )
WARNING: [Synth 8-3332] Sequential element (can/seg7/sc/scan_cnt_reg[3]) is unused and will be removed from module clock_with_set.
WARNING: [Synth 8-3332] Sequential element (can/hour/nc/cnt_reg[5]_C) is unused and will be removed from module clock_with_set.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:52 . Memory (MB): peak = 1624.945 ; gain = 440.770 ; free physical = 126 ; free virtual = 7461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:02:20 . Memory (MB): peak = 1624.945 ; gain = 440.770 ; free physical = 111 ; free virtual = 7336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:20 . Memory (MB): peak = 1624.945 ; gain = 440.770 ; free physical = 102 ; free virtual = 7335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:02:21 . Memory (MB): peak = 1641.961 ; gain = 457.785 ; free physical = 123 ; free virtual = 7327
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop can/seg7/sc/en_reg[0] is being inverted and renamed to can/seg7/sc/en_reg[0]_inv.
INFO: [Synth 8-5365] Flop can/seg7/sc/en_reg[1] is being inverted and renamed to can/seg7/sc/en_reg[1]_inv.
INFO: [Synth 8-5365] Flop can/seg7/sc/en_reg[3] is being inverted and renamed to can/seg7/sc/en_reg[3]_inv.
INFO: [Synth 8-5365] Flop can/seg7/sc/en_reg[4] is being inverted and renamed to can/seg7/sc/en_reg[4]_inv.
INFO: [Synth 8-5365] Flop can/seg7/sc/en_reg[6] is being inverted and renamed to can/seg7/sc/en_reg[6]_inv.
INFO: [Synth 8-5365] Flop can/seg7/sc/en_reg[7] is being inverted and renamed to can/seg7/sc/en_reg[7]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:23 . Memory (MB): peak = 1641.961 ; gain = 457.785 ; free physical = 119 ; free virtual = 7329
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:23 . Memory (MB): peak = 1641.961 ; gain = 457.785 ; free physical = 118 ; free virtual = 7329
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:23 . Memory (MB): peak = 1641.961 ; gain = 457.785 ; free physical = 116 ; free virtual = 7329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:23 . Memory (MB): peak = 1641.961 ; gain = 457.785 ; free physical = 116 ; free virtual = 7329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:02:23 . Memory (MB): peak = 1641.961 ; gain = 457.785 ; free physical = 115 ; free virtual = 7329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:02:23 . Memory (MB): peak = 1641.961 ; gain = 457.785 ; free physical = 115 ; free virtual = 7328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     3|
|4     |LUT2   |    15|
|5     |LUT3   |    81|
|6     |LUT4   |    52|
|7     |LUT5   |    41|
|8     |LUT6   |   126|
|9     |MUXF7  |     3|
|10    |FDCE   |    62|
|11    |FDPE   |    27|
|12    |FDRE   |    82|
|13    |LD     |     6|
|14    |LDC    |    18|
|15    |IBUF   |    12|
|16    |OBUF   |    21|
|17    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------------------------+------+
|      |Instance      |Module                             |Cells |
+------+--------------+-----------------------------------+------+
|1     |top           |                                   |   572|
|2     |  can         |new_clock_assembly                 |   430|
|3     |    hour      |new_counter_sub__parameterized0    |    81|
|4     |      nc      |new_counter__parameterized0        |    62|
|5     |      ncs     |new_counter_setter__parameterized0 |    19|
|6     |    min       |new_counter_sub                    |    87|
|7     |      nc      |new_counter_1                      |    69|
|8     |      ncs     |new_counter_setter_2               |    18|
|9     |    sec       |new_counter_sub_0                  |    86|
|10    |      nc      |new_counter                        |    68|
|11    |      ncs     |new_counter_setter                 |    18|
|12    |    sec_clock |half_sec_timer                     |    69|
|13    |    seg7      |seg_assembly                       |   107|
|14    |      c2000   |clock_2000Hz                       |    69|
|15    |      sc      |seg_scanner                        |    37|
|16    |  kt          |key_top                            |   105|
+------+--------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:02:23 . Memory (MB): peak = 1641.961 ; gain = 457.785 ; free physical = 115 ; free virtual = 7329
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:34 . Memory (MB): peak = 1641.961 ; gain = 116.535 ; free physical = 166 ; free virtual = 7384
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:02:24 . Memory (MB): peak = 1641.969 ; gain = 457.785 ; free physical = 156 ; free virtual = 7384
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE: 6 instances
  LDC => LDCE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 100 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:30 . Memory (MB): peak = 1641.969 ; gain = 471.176 ; free physical = 160 ; free virtual = 7383
INFO: [Common 17-1381] The checkpoint '/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.runs/synth_1/clock_with_set.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_with_set_utilization_synth.rpt -pb clock_with_set_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1665.973 ; gain = 0.000 ; free physical = 122 ; free virtual = 7381
INFO: [Common 17-206] Exiting Vivado at Mon Dec 24 23:21:58 2018...
