(librepcb_symbol 97c96cb0-373f-486e-a31f-1003f79c29b5
 (name "AND2_5")
 (description "And2 gate")
 (keywords "digital,logic,and")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-08-14T20:57:15Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin 0892b983-ea05-4bc1-b8bc-4e2cfa1fe004 (name "A")
  (position -12.7 5.08) (rotation 0.0) (length 4.6)
 )
 (pin 8fb8e9e7-4f59-4f0e-858c-154ec1eb44db (name "B")
  (position -12.7 -5.08) (rotation 0.0) (length 4.6)
 )
 (pin 5dd81f2a-2598-455e-aed8-602a10a57c78 (name "OUT")
  (position 12.7 0.0) (rotation 180.0) (length 4.6)
 )
 (polygon a616ec8b-303a-4b4f-a717-368a25ff5892 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -8.128 6.604) (angle 0.0))
  (vertex (position 1.524 6.604) (angle -180.0))
  (vertex (position 1.524 -6.604) (angle 0.0))
  (vertex (position -8.128 -6.604) (angle 0.0))
  (vertex (position -8.128 6.604) (angle 0.0))
 )
 (text 354c88f5-75a7-4daf-afef-5cce8dad4cda (layer sym_values) (value "{{VALUE}}")
  (align left bottom) (height 2.54) (position -7.62 -10.16) (rotation 0.0)
 )
 (text 6add4fe8-89e5-4fbc-a22f-2ee6d9591a9b (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -7.62 7.62) (rotation 0.0)
 )
)
