{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606419217401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606419217402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 23:03:37 2020 " "Processing started: Thu Nov 26 23:03:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606419217402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606419217402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp2 -c exp2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp2 -c exp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606419217402 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606419217862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_range_spec.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_range_spec.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_range_spec " "Found entity 1: freq_range_spec" {  } { { "freq_range_spec.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp2/Quartus/freq_range_spec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606419217922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606419217922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_regulator.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_regulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_regulator " "Found entity 1: freq_regulator" {  } { { "freq_regulator.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp2/Quartus/freq_regulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606419217925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606419217925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp2/Quartus/clock_divider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606419217927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606419217927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exp2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp2 " "Found entity 1: exp2" {  } { { "exp2.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp2/Quartus/exp2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606419217930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606419217930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp2 " "Elaborating entity \"exp2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606419217976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_regulator freq_regulator:inst3 " "Elaborating entity \"freq_regulator\" for hierarchy \"freq_regulator:inst3\"" {  } { { "exp2.bdf" "inst3" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp2/Quartus/exp2.bdf" { { 200 488 712 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606419217992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst\"" {  } { { "exp2.bdf" "inst" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp2/Quartus/exp2.bdf" { { 216 960 1104 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606419217997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 clock_divider:inst\|7476:inst1 " "Elaborating entity \"7476\" for hierarchy \"clock_divider:inst\|7476:inst1\"" {  } { { "clock_divider.bdf" "inst1" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp2/Quartus/clock_divider.bdf" { { 312 1088 1208 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606419218022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_divider:inst\|7476:inst1 " "Elaborated megafunction instantiation \"clock_divider:inst\|7476:inst1\"" {  } { { "clock_divider.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp2/Quartus/clock_divider.bdf" { { 312 1088 1208 504 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606419218024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 clock_divider:inst\|74193:MSB " "Elaborating entity \"74193\" for hierarchy \"clock_divider:inst\|74193:MSB\"" {  } { { "clock_divider.bdf" "MSB" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp2/Quartus/clock_divider.bdf" { { 680 1048 1168 840 "MSB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606419218055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_divider:inst\|74193:MSB " "Elaborated megafunction instantiation \"clock_divider:inst\|74193:MSB\"" {  } { { "clock_divider.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp2/Quartus/clock_divider.bdf" { { 680 1048 1168 840 "MSB" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606419218056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_range_spec freq_range_spec:inst1 " "Elaborating entity \"freq_range_spec\" for hierarchy \"freq_range_spec:inst1\"" {  } { { "exp2.bdf" "inst1" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp2/Quartus/exp2.bdf" { { 200 96 312 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606419218062 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_divider:inst\|74193:MSB\|23 clock_divider:inst\|74193:MSB\|23~_emulated clock_divider:inst\|74193:MSB\|23~1 " "Register \"clock_divider:inst\|74193:MSB\|23\" is converted into an equivalent circuit using register \"clock_divider:inst\|74193:MSB\|23~_emulated\" and latch \"clock_divider:inst\|74193:MSB\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606419218539 "|exp2|clock_divider:inst|74193:MSB|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_divider:inst\|74193:MSB\|24 clock_divider:inst\|74193:MSB\|24~_emulated clock_divider:inst\|74193:MSB\|24~1 " "Register \"clock_divider:inst\|74193:MSB\|24\" is converted into an equivalent circuit using register \"clock_divider:inst\|74193:MSB\|24~_emulated\" and latch \"clock_divider:inst\|74193:MSB\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606419218539 "|exp2|clock_divider:inst|74193:MSB|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_divider:inst\|74193:MSB\|25 clock_divider:inst\|74193:MSB\|25~_emulated clock_divider:inst\|74193:MSB\|25~1 " "Register \"clock_divider:inst\|74193:MSB\|25\" is converted into an equivalent circuit using register \"clock_divider:inst\|74193:MSB\|25~_emulated\" and latch \"clock_divider:inst\|74193:MSB\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606419218539 "|exp2|clock_divider:inst|74193:MSB|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_divider:inst\|74193:MSB\|26 clock_divider:inst\|74193:MSB\|26~_emulated clock_divider:inst\|74193:MSB\|26~1 " "Register \"clock_divider:inst\|74193:MSB\|26\" is converted into an equivalent circuit using register \"clock_divider:inst\|74193:MSB\|26~_emulated\" and latch \"clock_divider:inst\|74193:MSB\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606419218539 "|exp2|clock_divider:inst|74193:MSB|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_divider:inst\|74193:LSB\|23 clock_divider:inst\|74193:LSB\|23~_emulated clock_divider:inst\|74193:LSB\|23~1 " "Register \"clock_divider:inst\|74193:LSB\|23\" is converted into an equivalent circuit using register \"clock_divider:inst\|74193:LSB\|23~_emulated\" and latch \"clock_divider:inst\|74193:LSB\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606419218539 "|exp2|clock_divider:inst|74193:LSB|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_divider:inst\|74193:LSB\|24 clock_divider:inst\|74193:LSB\|24~_emulated clock_divider:inst\|74193:LSB\|24~1 " "Register \"clock_divider:inst\|74193:LSB\|24\" is converted into an equivalent circuit using register \"clock_divider:inst\|74193:LSB\|24~_emulated\" and latch \"clock_divider:inst\|74193:LSB\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606419218539 "|exp2|clock_divider:inst|74193:LSB|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_divider:inst\|74193:LSB\|25 clock_divider:inst\|74193:LSB\|25~_emulated clock_divider:inst\|74193:LSB\|25~1 " "Register \"clock_divider:inst\|74193:LSB\|25\" is converted into an equivalent circuit using register \"clock_divider:inst\|74193:LSB\|25~_emulated\" and latch \"clock_divider:inst\|74193:LSB\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606419218539 "|exp2|clock_divider:inst|74193:LSB|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_divider:inst\|74193:LSB\|26 clock_divider:inst\|74193:LSB\|26~_emulated clock_divider:inst\|74193:LSB\|26~1 " "Register \"clock_divider:inst\|74193:LSB\|26\" is converted into an equivalent circuit using register \"clock_divider:inst\|74193:LSB\|26~_emulated\" and latch \"clock_divider:inst\|74193:LSB\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1606419218539 "|exp2|clock_divider:inst|74193:LSB|26"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1606419218539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606419218766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606419219100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606419219100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606419219149 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606419219149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606419219149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606419219149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606419219171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 23:03:39 2020 " "Processing ended: Thu Nov 26 23:03:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606419219171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606419219171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606419219171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606419219171 ""}
