digraph "0_linux_854e8bb1aa06c578c2c9145fa6bfe3680ef63b23@API" {
"1000194" [label="(Call,trace_kvm_msr_write(ecx, data))"];
"1000105" [label="(Call,ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX])"];
"1000117" [label="(Call,data = (svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32))"];
"1000119" [label="(Call,(svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32))"];
"1000120" [label="(Call,svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)"];
"1000130" [label="(Call,-1u)"];
"1000132" [label="(Call,(u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32)"];
"1000133" [label="(Call,(u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u))"];
"1000135" [label="(Call,svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000145" [label="(Call,-1u)"];
"1000130" [label="(Call,-1u)"];
"1000117" [label="(Call,data = (svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32))"];
"1000102" [label="(Block,)"];
"1000204" [label="(MethodReturn,static int)"];
"1000106" [label="(Identifier,ecx)"];
"1000145" [label="(Call,-1u)"];
"1000136" [label="(Call,svm->vcpu.arch.regs[VCPU_REGS_RDX])"];
"1000120" [label="(Call,svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)"];
"1000194" [label="(Call,trace_kvm_msr_write(ecx, data))"];
"1000196" [label="(Identifier,data)"];
"1000119" [label="(Call,(svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32))"];
"1000133" [label="(Call,(u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u))"];
"1000118" [label="(Identifier,data)"];
"1000193" [label="(Block,)"];
"1000135" [label="(Call,svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000147" [label="(Literal,32)"];
"1000150" [label="(Identifier,msr)"];
"1000131" [label="(Literal,1u)"];
"1000200" [label="(Identifier,svm)"];
"1000183" [label="(Call,trace_kvm_msr_write_ex(ecx, data))"];
"1000195" [label="(Identifier,ecx)"];
"1000107" [label="(Call,svm->vcpu.arch.regs[VCPU_REGS_RCX])"];
"1000148" [label="(Call,msr.data = data)"];
"1000146" [label="(Literal,1u)"];
"1000132" [label="(Call,(u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32)"];
"1000153" [label="(Call,msr.index = ecx)"];
"1000105" [label="(Call,ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX])"];
"1000121" [label="(Call,svm->vcpu.arch.regs[VCPU_REGS_RAX])"];
"1000194" -> "1000193"  [label="AST: "];
"1000194" -> "1000196"  [label="CFG: "];
"1000195" -> "1000194"  [label="AST: "];
"1000196" -> "1000194"  [label="AST: "];
"1000200" -> "1000194"  [label="CFG: "];
"1000194" -> "1000204"  [label="DDG: trace_kvm_msr_write(ecx, data)"];
"1000194" -> "1000204"  [label="DDG: ecx"];
"1000194" -> "1000204"  [label="DDG: data"];
"1000105" -> "1000194"  [label="DDG: ecx"];
"1000117" -> "1000194"  [label="DDG: data"];
"1000105" -> "1000102"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000118" -> "1000105"  [label="CFG: "];
"1000105" -> "1000204"  [label="DDG: svm->vcpu.arch.regs[VCPU_REGS_RCX]"];
"1000105" -> "1000153"  [label="DDG: ecx"];
"1000105" -> "1000183"  [label="DDG: ecx"];
"1000117" -> "1000102"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000150" -> "1000117"  [label="CFG: "];
"1000117" -> "1000204"  [label="DDG: (svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32)"];
"1000119" -> "1000117"  [label="DDG: svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u"];
"1000119" -> "1000117"  [label="DDG: (u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32"];
"1000117" -> "1000148"  [label="DDG: data"];
"1000117" -> "1000183"  [label="DDG: data"];
"1000119" -> "1000132"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000132" -> "1000119"  [label="AST: "];
"1000119" -> "1000204"  [label="DDG: (u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32"];
"1000119" -> "1000204"  [label="DDG: svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u"];
"1000120" -> "1000119"  [label="DDG: svm->vcpu.arch.regs[VCPU_REGS_RAX]"];
"1000120" -> "1000119"  [label="DDG: -1u"];
"1000132" -> "1000119"  [label="DDG: (u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000132" -> "1000119"  [label="DDG: 32"];
"1000120" -> "1000130"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000130" -> "1000120"  [label="AST: "];
"1000134" -> "1000120"  [label="CFG: "];
"1000120" -> "1000204"  [label="DDG: svm->vcpu.arch.regs[VCPU_REGS_RAX]"];
"1000130" -> "1000120"  [label="DDG: 1u"];
"1000130" -> "1000131"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000147"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000147" -> "1000132"  [label="AST: "];
"1000132" -> "1000204"  [label="DDG: (u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000133" -> "1000132"  [label="DDG: svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u"];
"1000133" -> "1000135"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000135" -> "1000133"  [label="AST: "];
"1000147" -> "1000133"  [label="CFG: "];
"1000133" -> "1000204"  [label="DDG: svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u"];
"1000135" -> "1000133"  [label="DDG: svm->vcpu.arch.regs[VCPU_REGS_RDX]"];
"1000135" -> "1000133"  [label="DDG: -1u"];
"1000135" -> "1000145"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000145" -> "1000135"  [label="AST: "];
"1000135" -> "1000204"  [label="DDG: svm->vcpu.arch.regs[VCPU_REGS_RDX]"];
"1000135" -> "1000204"  [label="DDG: -1u"];
"1000145" -> "1000135"  [label="DDG: 1u"];
"1000145" -> "1000146"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
}
