<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Supamas Sirichotiyakul's Papers</title>
  </head>
  <body>
    <h3>Selected Papers</h3>
    <ul>
      <li>
        Driver Modeling and Alignment for Worst-Case Delay Noise, IEEE
        Transactions on VLSI, Vol.11 No.2, 2003
      </li>
      <li>
        Duet: an Accurate Leakage Estimation and Optimization Tool for Dual-Vt
        Circuits, IEEE Transactions on VLSI, Vol.10 No.2, 2002
      </li>
      <li>
        Noise Propagation and Failure Criteria for VLSI Designs, International
        Conference on Computer Aided Design - ICCAD 2002
      </li>
      <li>
        Driver Modeling and Alignment for Worst-Case Delay Noise, Design
        Automation Conference - DAC 2001 - BEST PAPER AWARD NOMINATION
      </li>
      <li>
        False-Noise Analysis Using Logic Implications, International Conference
        on Computer Aided Design - ICCAD 2001
      </li>
      <li>
        Stand-by Power Minimization Through Simultaneous Threshold Voltage
        Selection and Circuit Sizing, Design Automation Conference - DAC 1999
      </li>
    </ul>
    <a href="https://www.researchgate.net/scientific-contributions/Supamas-Sirichotiyakul-7814615">MORE & DETAILS</a>
  </body>
</html>
