<profile>

<section name = "Vivado HLS Report for 'toplevel'" level="0">
<item name = "Date">Thu Mar  7 14:02:43 2019
</item>
<item name = "Version">2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)</item>
<item name = "Project">modeComputer</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">7.50</item>
<item name = "Clock uncertainty (ns)">0.94</item>
<item name = "Estimated clock period (ns)">6.705</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">17, 1073741841, 17, 1073741841, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memcpy.sectionData.ram">0, 1073741824, 3, 1, 1, 0 ~ 1073741823, yes</column>
<column name="- mainXLoop_mainYLoop">0, 0, 11 ~ 14, -, -, 0, no</column>
<column name=" + visitedLoop">3, 3, 4, 3, 1, 0, yes</column>
<column name=" + freqXLoop_freqYLoop">0, 0, 9, 2, 1, 0, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 1171</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 12, 1306, 1215</column>
<column name="Memory">32, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 479</column>
<column name="Register">0, -, 1572, 32</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">28, 16, 8, 16</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="toplevel_AXILiteS_s_axi_U">toplevel_AXILiteS_s_axi, 0, 0, 296, 488</column>
<column name="toplevel_MAXI_m_axi_U">toplevel_MAXI_m_axi, 2, 0, 512, 580</column>
<column name="toplevel_mul_32nsdEe_U2">toplevel_mul_32nsdEe, 0, 4, 166, 49</column>
<column name="toplevel_mul_32s_cud_U1">toplevel_mul_32s_cud, 0, 4, 166, 49</column>
<column name="toplevel_mul_32s_cud_U3">toplevel_mul_32s_cud, 0, 4, 166, 49</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="toplevel_mac_mulaeOg_U4">toplevel_mac_mulaeOg, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sectionData_U">toplevel_sectionDbkb, 16, 0, 0, 6750, 32, 1, 216000</column>
<column name="visited_U">toplevel_visited, 16, 0, 0, 6750, 32, 1, 216000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_598_p2">+, 0, 0, 12, 12, 1</column>
<column name="indvar_flatten_next1_fu_508_p2">+, 0, 0, 71, 64, 1</column>
<column name="indvar_flatten_next_fu_747_p2">+, 0, 0, 71, 64, 1</column>
<column name="indvar_next_fu_466_p2">+, 0, 0, 37, 30, 1</column>
<column name="r_V_1_fu_578_p2">+, 0, 0, 19, 2, 14</column>
<column name="r_V_3_fu_720_p2">+, 0, 0, 52, 45, 1</column>
<column name="r_V_4_fu_731_p2">+, 0, 0, 52, 45, 2</column>
<column name="r_V_5_fu_822_p2">+, 0, 0, 19, 1, 14</column>
<column name="r_V_6_fu_833_p2">+, 0, 0, 19, 2, 14</column>
<column name="r_V_fu_567_p2">+, 0, 0, 19, 1, 14</column>
<column name="result_V_fu_858_p2">+, 0, 0, 12, 1, 12</column>
<column name="tmp_15_i_fu_631_p2">+, 0, 0, 21, 15, 1</column>
<column name="tmp_17_i_fu_641_p2">+, 0, 0, 21, 15, 2</column>
<column name="tmp_6_i_fu_706_p2">+, 0, 0, 12, 12, 1</column>
<column name="tmp_i2_fu_789_p2">+, 0, 0, 39, 32, 32</column>
<column name="x_1_fu_766_p2">+, 0, 0, 39, 1, 32</column>
<column name="x_s_fu_527_p2">+, 0, 0, 39, 1, 32</column>
<column name="y_1_fu_901_p2">+, 0, 0, 39, 32, 1</column>
<column name="y_2_fu_784_p2">+, 0, 0, 39, 1, 32</column>
<column name="current_V_1_fu_809_p2">-, 0, 0, 17, 13, 13</column>
<column name="current_V_fu_554_p2">-, 0, 0, 17, 13, 13</column>
<column name="r_V_2_fu_691_p2">-, 0, 0, 21, 15, 15</column>
<column name="tmp_13_i_fu_620_p2">-, 0, 0, 21, 15, 15</column>
<column name="tmp_fu_433_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_tran27to28_state26">and, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_666_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_864_p2">and, 0, 0, 2, 1, 1</column>
<column name="val_assign_1_fu_868_p2">and, 0, 0, 2, 1, 1</column>
<column name="val_assign_fu_672_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_514_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_flatten1_fu_503_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="exitcond_flatten_fu_742_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="exitcond_fu_461_p2">icmp, 0, 0, 18, 30, 30</column>
<column name="exitcond_i5_fu_753_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_10_fu_890_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="tmp_24_i_i1_fu_853_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_24_i_i_fu_661_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_fu_593_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="tmp_i_i1_6_fu_848_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_i1_fu_843_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_i_4_fu_656_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_i_fu_651_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state42">or, 0, 0, 2, 1, 1</column>
<column name="tmp_23_agg_result_V_1_fu_880_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_23_agg_result_V_s_fu_873_p3">select, 0, 0, 12, 1, 12</column>
<column name="x_cast_mid2_v_fu_533_p3">select, 0, 0, 32, 1, 32</column>
<column name="x_i_mid2_fu_772_p3">select, 0, 0, 32, 1, 32</column>
<column name="y_i_mid2_fu_758_p3">select, 0, 0, 32, 1, 1</column>
<column name="y_mid2_fu_519_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MAXI_blk_n_AR">9, 2, 1, 2</column>
<column name="MAXI_blk_n_R">9, 2, 1, 2</column>
<column name="agg_result_V_1_i_reg_382">9, 2, 12, 24</column>
<column name="agg_result_V_load_i_reg_394">9, 2, 12, 24</column>
<column name="ap_NS_fsm">149, 33, 1, 33</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_i_phi_fu_353_p4">9, 2, 12, 24</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_364_p4">9, 2, 64, 128</column>
<column name="ap_phi_mux_indvar_phi_fu_308_p4">9, 2, 30, 60</column>
<column name="ap_phi_mux_x_i_phi_fu_375_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_y_i_phi_fu_410_p4">9, 2, 32, 64</column>
<column name="ap_sig_ioackin_MAXI_ARREADY">9, 2, 1, 2</column>
<column name="i_i_reg_349">9, 2, 12, 24</column>
<column name="indvar_flatten9_reg_316">9, 2, 64, 128</column>
<column name="indvar_flatten_reg_360">9, 2, 64, 128</column>
<column name="indvar_reg_304">9, 2, 30, 60</column>
<column name="numberOfPixelsVisted">9, 2, 12, 24</column>
<column name="p_0111_1_fu_128">9, 2, 12, 24</column>
<column name="sectionData_address0">27, 5, 13, 65</column>
<column name="sectionData_address1">21, 4, 13, 52</column>
<column name="visited_address0">21, 4, 13, 52</column>
<column name="visited_address1">21, 4, 13, 52</column>
<column name="visited_d1">15, 3, 32, 96</column>
<column name="x_i_reg_371">9, 2, 32, 64</column>
<column name="x_reg_327">9, 2, 32, 64</column>
<column name="y_i_reg_406">9, 2, 32, 64</column>
<column name="y_reg_338">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="MAXI_addr_read_reg_962">32, 0, 32, 0</column>
<column name="agg_result_V_1_i_reg_382">12, 0, 12, 0</column>
<column name="agg_result_V_load_i_reg_394">12, 0, 12, 0</column>
<column name="ap_CS_fsm">32, 0, 32, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter4">1, 0, 1, 0</column>
<column name="ap_exit_tran_regpp1">1, 0, 2, 1</column>
<column name="ap_reg_ioackin_MAXI_ARREADY">1, 0, 1, 0</column>
<column name="b_1_data_reg">32, 0, 32, 0</column>
<column name="b_1_vld_reg">1, 0, 1, 0</column>
<column name="bound_reg_989">64, 0, 64, 0</column>
<column name="current_V_1_reg_1156">13, 0, 13, 0</column>
<column name="current_V_reg_1029">13, 0, 13, 0</column>
<column name="exitcond_flatten_reg_1125">1, 0, 1, 0</column>
<column name="exitcond_reg_953">1, 0, 1, 0</column>
<column name="exitcond_reg_953_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="g_1_data_reg">32, 0, 32, 0</column>
<column name="g_1_vld_reg">1, 0, 1, 0</column>
<column name="height_0_data_reg">32, 0, 32, 0</column>
<column name="height_0_vld_reg">0, 0, 1, 1</column>
<column name="height_read_reg_923">32, 0, 32, 0</column>
<column name="i_i_reg_349">12, 0, 12, 0</column>
<column name="i_reg_1085">12, 0, 12, 0</column>
<column name="indvar_flatten9_reg_316">64, 0, 64, 0</column>
<column name="indvar_flatten_next1_reg_998">64, 0, 64, 0</column>
<column name="indvar_flatten_next_reg_1129">64, 0, 64, 0</column>
<column name="indvar_flatten_reg_360">64, 0, 64, 0</column>
<column name="indvar_next_reg_957">30, 0, 30, 0</column>
<column name="indvar_reg_304">30, 0, 30, 0</column>
<column name="indvar_reg_304_pp0_iter1_reg">30, 0, 30, 0</column>
<column name="length_r_0_data_reg">32, 0, 32, 0</column>
<column name="length_r_0_vld_reg">0, 0, 1, 1</column>
<column name="length_read_reg_916">32, 0, 32, 0</column>
<column name="lhs_V_3_cast_reg_1167">13, 0, 14, 1</column>
<column name="numberOfPixelsVisted">12, 0, 12, 0</column>
<column name="numberOfPixelsVisted_1_reg_1073">12, 0, 12, 0</column>
<column name="p_0111_1_fu_128">12, 0, 12, 0</column>
<column name="r_1_data_reg">32, 0, 32, 0</column>
<column name="r_1_vld_reg">1, 0, 1, 0</column>
<column name="r_V_2_cast_reg_1120">44, 0, 44, 0</column>
<column name="ram1_reg_911">30, 0, 30, 0</column>
<column name="result_V_reg_1197">12, 0, 12, 0</column>
<column name="sectionData_load_1_reg_1057">32, 0, 32, 0</column>
<column name="sectionData_load_2_reg_1065">32, 0, 32, 0</column>
<column name="sectionData_load_reg_1039">32, 0, 32, 0</column>
<column name="tmp_11_reg_984">13, 0, 13, 0</column>
<column name="tmp_12_reg_1013">13, 0, 13, 0</column>
<column name="tmp_13_i_reg_1090">15, 0, 15, 0</column>
<column name="tmp_13_reg_1018">13, 0, 13, 0</column>
<column name="tmp_24_i_i1_reg_1192">1, 0, 1, 0</column>
<column name="tmp_4_reg_1023">13, 0, 13, 0</column>
<column name="tmp_9_reg_936">30, 0, 30, 0</column>
<column name="tmp_i1_5_reg_1151">32, 0, 32, 0</column>
<column name="tmp_i_i1_6_reg_1187">1, 0, 1, 0</column>
<column name="tmp_i_i1_reg_1182">1, 0, 1, 0</column>
<column name="tmp_i_i_reg_1111">1, 0, 1, 0</column>
<column name="tmp_i_reg_1081">1, 0, 1, 0</column>
<column name="tmp_reg_931">32, 0, 32, 0</column>
<column name="val_assign_reg_1116">1, 0, 1, 0</column>
<column name="x_cast_mid2_v_reg_1008">32, 0, 32, 0</column>
<column name="x_i_mid2_reg_1140">32, 0, 32, 0</column>
<column name="x_i_mid2_reg_1140_pp2_iter1_reg">32, 0, 32, 0</column>
<column name="x_i_reg_371">32, 0, 32, 0</column>
<column name="x_reg_327">32, 0, 32, 0</column>
<column name="y_2_reg_1146">32, 0, 32, 0</column>
<column name="y_i_mid2_reg_1134">32, 0, 32, 0</column>
<column name="y_i_reg_406">32, 0, 32, 0</column>
<column name="y_mid2_reg_1003">32, 0, 32, 0</column>
<column name="y_reg_338">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_1125">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, toplevel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, toplevel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, toplevel, return value</column>
<column name="m_axi_MAXI_AWVALID">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWREADY">in, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWADDR">out, 32, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWID">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWLEN">out, 8, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWSIZE">out, 3, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWBURST">out, 2, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWLOCK">out, 2, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWCACHE">out, 4, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWPROT">out, 3, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWQOS">out, 4, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWREGION">out, 4, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_AWUSER">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_WVALID">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_WREADY">in, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_WDATA">out, 32, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_WSTRB">out, 4, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_WLAST">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_WID">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_WUSER">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARVALID">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARREADY">in, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARADDR">out, 32, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARID">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARLEN">out, 8, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARSIZE">out, 3, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARBURST">out, 2, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARLOCK">out, 2, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARCACHE">out, 4, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARPROT">out, 3, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARQOS">out, 4, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARREGION">out, 4, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_ARUSER">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_RVALID">in, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_RREADY">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_RDATA">in, 32, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_RLAST">in, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_RID">in, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_RUSER">in, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_RRESP">in, 2, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_BVALID">in, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_BREADY">out, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_BRESP">in, 2, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_BID">in, 1, m_axi, MAXI, pointer</column>
<column name="m_axi_MAXI_BUSER">in, 1, m_axi, MAXI, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.71</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'pixel2G', modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89">load, 3.25, 3.25, -, -, -, -, -, -, &apos;visited&apos;, -, -, -, -</column>
<column name="'tmp_i_i_4', modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89">icmp, 2.47, 5.73, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp1', modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89">and, 0.00, 5.73, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'val', modeComputer/src/toplevel.cpp:16->modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:89">and, 0.98, 6.71, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
