0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sim_1/new/tb_tb.sv,1718000156,systemVerilog,,,,tb_tb,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/BUS_Interconnector.sv,1717839270,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/CPU_Core.sv,,BUS_Interconnector;BUS_MUX;DECODER,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/CPU_Core.sv,1717549022,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/ControlUnit.sv,,CPU_Core,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/ControlUnit.sv,1717549126,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/Counter.sv,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/defines.sv,ControlUnit,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataMemory.sv,1717549128,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/defines.sv,DataMemory,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataPath.sv,1717643086,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FIFO.sv,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/defines.sv,ALU;DataPath_Register;Datapath;RegisterFile;adder;extend;mux_2x1;mux_5x1,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FIFO.sv,1717571942,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FND.sv,,FIFO;fifo_control_unit;register,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/FND.sv,1717649572,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPI.sv,,FND,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPI.sv,1717646562,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPIO.sv,,GPI,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPIO.sv,1717555150,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPO.sv,,GPIO,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/GPO.sv,1717646586,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/InstructionMemory.sv,,GPO,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/InstructionMemory.sv,1717685982,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/RV32I.sv,,InstructionMemory,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/RV32I.sv,1717840987,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART.sv,,RV32I_MCU,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART.sv,1717652162,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART_FIFO.sv,,UART;buadrate_generator;receive;trasmitter,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART_FIFO.sv,1717582266,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART_FIFO_IP.sv,,UART_FIFO,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/UART_FIFO_IP.sv,1717685996,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/button_IP.sv,,UART_FIFO_IP,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/defines.sv,1717549220,verilog,,,,,,,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv,1717646342,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sim_1/new/tb_tb.sv,,BCDtoSEG;clkDiv;counter;digitSplitter;fndController;mux_41;twoTofour_decoder,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/Counter.sv,1717842407,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/DataMemory.sv,,downCounter,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/Counter2.sv,1717957157,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv,,dddownCounter,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/Counter3.sv,1717999985,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv,,DownCounter3;DownCounterTop;DownCounter_IP,,uvm,,,,,,
D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/new/button_IP.sv,1717824119,systemVerilog,,D:/FPGA_RISC/20240608_CPU_prj2/20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv,,button;button_IP,,uvm,,,,,,
