{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734365593008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734365593009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 13:13:12 2024 " "Processing started: Mon Dec 16 13:13:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734365593009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1734365593009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demux1x2 -c demux1x2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off demux1x2 -c demux1x2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1734365593009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1734365593896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1734365593896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x2 " "Found entity 1: demux1x2" {  } { { "demux1x2.v" "" { Text "C:/Users/Carlos/Desktop/teste/demux1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734365616510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734365616510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x2_tb " "Found entity 1: demux1x2_tb" {  } { { "demux1x2_tb.v" "" { Text "C:/Users/Carlos/Desktop/teste/demux1x2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734365616516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1734365616516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demux1x2 " "Elaborating entity \"demux1x2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1734365616619 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B demux1x2.v(6) " "Verilog HDL Always Construct warning at demux1x2.v(6): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "demux1x2.v" "" { Text "C:/Users/Carlos/Desktop/teste/demux1x2.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734365616632 "|demux1x2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A demux1x2.v(6) " "Verilog HDL Always Construct warning at demux1x2.v(6): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "demux1x2.v" "" { Text "C:/Users/Carlos/Desktop/teste/demux1x2.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734365616633 "|demux1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A demux1x2.v(6) " "Inferred latch for \"A\" at demux1x2.v(6)" {  } { { "demux1x2.v" "" { Text "C:/Users/Carlos/Desktop/teste/demux1x2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734365616633 "|demux1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B demux1x2.v(6) " "Inferred latch for \"B\" at demux1x2.v(6)" {  } { { "demux1x2.v" "" { Text "C:/Users/Carlos/Desktop/teste/demux1x2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734365616633 "|demux1x2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734365616734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 13:13:36 2024 " "Processing ended: Mon Dec 16 13:13:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734365616734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734365616734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734365616734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1734365616734 ""}
