// Seed: 2337252030
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_26 = id_19;
  time id_27 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge id_9 or negedge 1'b0) id_12 = (id_7[1 : 1'd0]);
  module_0(
      id_6,
      id_12,
      id_12,
      id_4,
      id_9,
      id_4,
      id_2,
      id_4,
      id_12,
      id_13,
      id_9,
      id_2,
      id_11,
      id_13,
      id_8,
      id_12,
      id_4,
      id_13,
      id_15,
      id_14,
      id_13,
      id_13,
      id_14,
      id_13,
      id_8
  );
  assign id_10[1] = 1;
  assign id_14 = id_5[1] & id_15;
  tri id_16 = 1 ? 1 - 1 : id_11;
endmodule
