issue_novelty: new
issue_link: https://github.com/steveicarus/iverilog/issues/1213
maintainers_response: bug
stage: synthesis
tool: iverilog
short_desc: Assertion failure in ivl_signal_nex with uwire array port
id: t_dll_api_cc_ivl_nexus_s
title: ivl_nexus_s* ivl_signal_nex ... Assertion failed
matching_mode: whole
regex: >
  t-dll-api\.cc:2501: ivl_nexus_s\* ivl_signal_nex\(ivl_signal_t, unsigned int\): Assertion `net->type_ == IVL_SIT_REG' failed
examples:
  - t-dll-api_cc_ivl_nexus_s_v1:
      first_found: 03.02.2025
      minified_example: |
        module a(output uwire o1 [0:1]);
        endmodule
      full_error: |
        ivl: t-dll-api.cc:2501: ivl_nexus_s* ivl_signal_nex(ivl_signal_t, unsigned int): Assertion `net->type_ == IVL_SIT_REG' failed.
        Aborted
      full_example: |
        module mbzhgmns
          ( output integer zvqtocqjzz [1:1]
          , output uwire jowbejdgpo
          , input logic purq
          , input logic [2:4] ycvsy
          , input bit [3:3] moxbzqfhq
          , input logic [3:0] iw
          );

          or grrpeuzcx(rvhemuimn, purq, qmttde);

        endmodule: mbzhgmns

        module cbac
          (output logic u, output real shgfq);

          or jqlavwrelr(cyjhwmr, cyjhwmr, y);

        endmodule: cbac

        module lilblj
          (output wire fj, output uwire oohqf [2:3], output bit [2:0] bkxlygvty, output integer zayn);

        endmodule: lilblj
