FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.2946
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C29xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
                                        (0141)     // call	void_handler
0018: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0145)     // call	void_handler
001C: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0149)     // call	void_handler
0020: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                        (0153)     // call	void_handler
0024: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
0028: 7D 05 46 LJMP  _SPIM_1_ISR        (0157)     ljmp	_SPIM_1_ISR
002B: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
                                        (0161)     // call	void_handler
002C: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0165)     // call	void_handler
0030: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                        (0169)     // call	void_handler
0034: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   40h                      ;PSoC Block DBB20 Interrupt Vector
                                        (0181)     // call	void_handler
0040: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   44h                      ;PSoC Block DBB21 Interrupt Vector
                                        (0185)     // call	void_handler
0044: 7E       RETI                     (0186)     reti
                                        (0187) 
                                        (0188)     org   48h                      ;PSoC Block DCB22 Interrupt Vector
                                        (0189)     // call	void_handler
0048: 7E       RETI                     (0190)     reti
                                        (0191) 
                                        (0192)     org   4Ch                      ;PSoC Block DCB23 Interrupt Vector
                                        (0193)     // call	void_handler
004C: 7E       RETI                     (0194)     reti
                                        (0195) 
                                        (0196)     org   50h                      ;PSoC Block DBB30 Interrupt Vector
                                        (0197)     // call	void_handler
0050: 7E       RETI                     (0198)     reti
                                        (0199) 
                                        (0200)     org   54h                      ;PSoC Block DBB31 Interrupt Vector
                                        (0201)     // call	void_handler
0054: 7E       RETI                     (0202)     reti
                                        (0203) 
                                        (0204)     org   58h                      ;PSoC Block DCB32 Interrupt Vector
                                        (0205)     // call	void_handler
0058: 7E       RETI                     (0206)     reti
                                        (0207) 
                                        (0208)     org   5Ch                      ;PSoC Block DCB33 Interrupt Vector
                                        (0209)     // call	void_handler
005C: 7E       RETI                     (0210)     reti
                                        (0211) 
                                        (0212)     org   60h                      ;PSoC I2C Interrupt Vector
                                        (0213)     // call	void_handler
0060: 7E       RETI                     (0214)     reti
                                        (0215) 
                                        (0216)     org   64h                      ;Sleep Timer Interrupt Vector
0064: 7D 05 5C LJMP  _SleepTimer_1_ISR  (0217)     ljmp	_SleepTimer_1_ISR
0067: 7E       RETI                     (0218)     reti
0068: 71 10    OR    F,0x10             
                                        (0219)     ;---------------------------------------------------
                                        (0220)     ; Insert your custom code above this banner
                                        (0221)     ;---------------------------------------------------
                                        (0222)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0223) 
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;  Start of Execution.
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0228) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0229) ;
                                        (0230) 
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232)  	AREA PD_startup(CODE, REL, CON)
                                        (0233) ELSE
                                        (0234)     org 68h
                                        (0235) ENDIF
                                        (0236) __Start:
                                        (0237) 
                                        (0238)     ; initialize SMP values for voltage stabilization, if required,
                                        (0239)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0240)     ; least for now. 
                                        (0241)     ;
                                        (0242)     M8C_SetBank1
006A: 62 FA 00 MOV   REG[0xFA],0x0      (0243)     mov reg[0FAh], 0				;Reset flash location
006D: 62 E3 87 MOV   REG[0xE3],0x87     (0244)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0070: 70 EF    AND   F,0xEF             
                                        (0245)     M8C_SetBank0
                                        (0246) 
                                        (0247)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
0072: 50 20    MOV   A,0x20             (0248)     mov   A, 20h
0074: 28       ROMX                     (0249)     romx
0075: 50 40    MOV   A,0x40             (0250)     mov   A, 40h
0077: 28       ROMX                     (0251)     romx
0078: 50 60    MOV   A,0x60             (0252)     mov   A, 60h
007A: 28       ROMX                     (0253)     romx
007B: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0254)     ; %45%20%46%46% End workaround
                                        (0255) 
                                        (0256) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0257) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0258)     M8C_EnableWatchDog
                                        (0259) ENDIF
                                        (0260) 
                                        (0261) IF ( SELECT_32K )
                                        (0262)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0263) ELSE
007E: 41 FE FB AND   REG[0xFE],0xFB     (0264)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0265) ENDIF
                                        (0266) 
                                        (0267)     ;---------------------------
                                        (0268)     ; Set up the Temporary stack
                                        (0269)     ;---------------------------
                                        (0270)     ; A temporary stack is set up for the SSC instructions.
                                        (0271)     ; The real stack start will be assigned later.
                                        (0272)     ;
                                        (0273) _stack_start:          equ 80h
0081: 50 80    MOV   A,0x80             (0274)     mov   A, _stack_start          ; Set top of stack to end of used RAM
0083: 4E       SWAP  SP,A               (0275)     swap  SP, A                    ; This is only temporary if going to LMM
0084: 62 E3 38 MOV   REG[0xE3],0x38     
0087: 5D D0    MOV   A,REG[0xD0]        
0089: 08       PUSH  A                  
008A: 62 D0 00 MOV   REG[0xD0],0x0      
008D: 55 FA 01 MOV   [0xFA],0x1         
0090: 4F       MOV   X,SP               
0091: 5B       MOV   A,X                
0092: 01 03    ADD   A,0x3              
0094: 53 F9    MOV   [0xF9],A           
0096: 55 F8 3A MOV   [0xF8],0x3A        
0099: 50 06    MOV   A,0x6              
009B: 00       SWI                      
009C: 71 10    OR    F,0x10             
009E: 51 FC    MOV   A,[0xFC]           
00A0: 29 40    OR    A,0x40             
00A2: 60 EA    MOV   REG[0xEA],A        
00A4: 70 EF    AND   F,0xEF             
00A6: 18       POP   A                  
00A7: 60 D0    MOV   REG[0xD0],A        
                                        (0276) 
                                        (0277)     ;-----------------------------------------------
                                        (0278)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0279)     ;-----------------------------------------------
                                        (0280) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0281) 
                                        (0282) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0283)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0284)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0285)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0286)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0287)   IF ( AGND_BYPASS )
                                        (0288)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0289)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0290)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0291)     ; value using the proper trim values.
                                        (0292)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0293)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0294)   ENDIF
                                        (0295)  ENDIF
                                        (0296) ENDIF ; 5.0 V Operation
                                        (0297) 
                                        (0298) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0299)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0300)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0301)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0302)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0303)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0304)  ENDIF
                                        (0305) ENDIF ; 3.3 Volt Operation
                                        (0306) 
00A9: 55 F8 00 MOV   [0xF8],0x0         (0307)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
00AC: 55 F9 00 MOV   [0xF9],0x0         (0308)     mov  [bSSC_KEYSP], 0
00AF: 71 10    OR    F,0x10             
                                        (0309) 
                                        (0310)     ;---------------------------------------
                                        (0311)     ; Initialize Crystal Oscillator and PLL
                                        (0312)     ;---------------------------------------
                                        (0313) 
                                        (0314) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0315)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0316)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0317)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0318)     ; the ECO to stabilize.
                                        (0319)     ;
                                        (0320)     M8C_SetBank1
                                        (0321)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0322)     M8C_SetBank0
                                        (0323)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0324)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0325)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0326) .WaitFor1s:
                                        (0327)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0328)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0329)                                           ;   since interrupts are not globally enabled
                                        (0330) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0331)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0332)     M8C_SetBank1
00B1: 62 E0 0A MOV   REG[0xE0],0xA      (0333)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
00B4: 70 EF    AND   F,0xEF             
00B6: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0334)     M8C_SetBank0
                                        (0335)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0336) 
                                        (0337) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0338) 
                                        (0339) IF ( PLL_MODE )
                                        (0340)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0341)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0342)     ;
                                        (0343)     M8C_SetBank1
                                        (0344)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0345)     M8C_SetBank0
                                        (0346)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0347)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0348) 
                                        (0349) .WaitFor16ms:
                                        (0350)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0351)     jz   .WaitFor16ms
                                        (0352)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0353)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0354)     M8C_SetBank0
                                        (0355) 
                                        (0356) IF      ( WAIT_FOR_32K )
                                        (0357) ELSE ; !( WAIT_FOR_32K )
                                        (0358)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0359)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0360) ENDIF ;(WAIT_FOR_32K)
                                        (0361) ENDIF ;(PLL_MODE)
                                        (0362) 
                                        (0363) 	;-------------------------------------------------------
                                        (0364)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0365)     ;-------------------------------------------------------
                                        (0366) 
                                        (0367)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0368) 
                                        (0369) IF (SYSCLK_SOURCE)
                                        (0370)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0371) ENDIF
                                        (0372)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0373) 
                                        (0374)     ;------------------------
                                        (0375)     ; Close CT leakage path.
                                        (0376)     ;------------------------
00B9: 62 71 05 MOV   REG[0x71],0x5      (0377)     mov   reg[ACB00CR0], 05h
00BC: 62 75 05 MOV   REG[0x75],0x5      (0378)     mov   reg[ACB01CR0], 05h
00BF: 62 79 05 MOV   REG[0x79],0x5      (0379)     mov   reg[ACB02CR0], 05h
00C2: 62 7D 05 MOV   REG[0x7D],0x5      (0380)     mov   reg[ACB03CR0], 05h
00C5: 62 D1 07 MOV   REG[0xD1],0x7      
                                        (0381) 
                                        (0382) 
                                        (0383) IF	(TOOLCHAIN & HITECH)
                                        (0384)     ;---------------------------------------------
                                        (0385)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0386)     ;---------------------------------------------
                                        (0387) 	global		__Lstackps
                                        (0388) 	mov     a,low __Lstackps
                                        (0389) 	swap    a,sp
                                        (0390) 
                                        (0391) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0392)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0393)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0394)     RAM_SETPAGE_CUR 0
                                        (0395)     RAM_SETPAGE_MVW 0
                                        (0396)     RAM_SETPAGE_MVR 0
                                        (0397)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0398)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0399)     ELSE
                                        (0400)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0401)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0402) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0403) ELSE
                                        (0404)     ;---------------------------------------------
                                        (0405)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0406)     ;---------------------------------------------
                                        (0407) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0408)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00C8: 50 00    MOV   A,0x0              (0409)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00CA: 4E       SWAP  SP,A               (0410)     swap  A, SP
00CB: 62 D3 07 MOV   REG[0xD3],0x7      
00CE: 62 D0 00 MOV   REG[0xD0],0x0      
00D1: 62 D5 00 MOV   REG[0xD5],0x0      
00D4: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0411)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0412)     RAM_SETPAGE_CUR 0
                                        (0413)     RAM_SETPAGE_MVW 0
                                        (0414)     RAM_SETPAGE_MVR 0
                                        (0415) 
                                        (0416)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00D7: 71 C0    OR    F,0xC0             (0417)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0418)   ELSE
                                        (0419)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0420)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0421) ELSE
                                        (0422)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0423)     swap  SP, A
                                        (0424) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0425) ENDIF ;	TOOLCHAIN
                                        (0426) 
                                        (0427)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0428)     ;---------------------------------------------------
                                        (0429)     ; Insert your custom code below this banner
                                        (0430)     ;---------------------------------------------------
                                        (0431) 
                                        (0432)     ;---------------------------------------------------
                                        (0433)     ; Insert your custom code above this banner
                                        (0434)     ;---------------------------------------------------
                                        (0435)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0436) 
                                        (0437)     ;-------------------------
                                        (0438)     ; Load Base Configuration
                                        (0439)     ;-------------------------
                                        (0440)     ; Load global parameter settings and load the user modules in the
                                        (0441)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0442)     ; to minimize start up time; (2) We may still need to play with the
                                        (0443)     ; Sleep Timer.
                                        (0444)     ;
00D9: 7C 04 D8 LCALL 0x04D8             (0445)     lcall LoadConfigInit
                                        (0446) 
                                        (0447)     ;-----------------------------------
                                        (0448)     ; Initialize C Run-Time Environment
                                        (0449)     ;-----------------------------------
                                        (0450) IF ( C_LANGUAGE_SUPPORT )
                                        (0451) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0452)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0453)     mov  [__r0],<__bss_start
                                        (0454) BssLoop:
                                        (0455)     cmp  [__r0],<__bss_end
                                        (0456)     jz   BssDone
                                        (0457)     mvi  [__r0],A
                                        (0458)     jmp  BssLoop
                                        (0459) BssDone:
                                        (0460)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0461)     mov  X,<__idata_start
                                        (0462)     mov  [__r0],<__data_start
                                        (0463) IDataLoop:
                                        (0464)     cmp  [__r0],<__data_end
                                        (0465)     jz   C_RTE_Done
                                        (0466)     push A
                                        (0467)     romx
                                        (0468)     mvi  [__r0],A
                                        (0469)     pop  A
                                        (0470)     inc  X
                                        (0471)     adc  A,0
                                        (0472)     jmp  IDataLoop
                                        (0473) 
                                        (0474) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0475) 
                                        (0476) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00DC: 62 D0 00 MOV   REG[0xD0],0x0      (0477)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0478)                                        ; to use the Virtual Register page.
                                        (0479) 
                                        (0480)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0481)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0482)     ; text segment and may have been relocated by the Code Compressor.
                                        (0483)     ;
00DF: 50 03    MOV   A,0x3              (0484)     mov   A, >__pXIData                ; Get the address of the flash
00E1: 57 CF    MOV   X,0xCF             (0485)     mov   X, <__pXIData                ;   pointer to the xidata area.
00E3: 08       PUSH  A                  (0486)     push  A
00E4: 28       ROMX                     (0487)     romx                               ; get the MSB of xidata's address
00E5: 53 4F    MOV   [__r0],A           (0488)     mov   [__r0], A
00E7: 18       POP   A                  (0489)     pop   A
00E8: 75       INC   X                  (0490)     inc   X
00E9: 09 00    ADC   A,0x0              (0491)     adc   A, 0
00EB: 28       ROMX                     (0492)     romx                               ; get the LSB of xidata's address
00EC: 4B       SWAP  A,X                (0493)     swap  A, X
00ED: 51 4F    MOV   A,[__r0]           (0494)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0495)                                        ;   XIData structure list in flash
00EF: 80 04    JMP   0x00F4             (0496)     jmp   .AccessStruct
                                        (0497) 
                                        (0498)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0499)     ; values of C variables. Each structure contains 3 member elements.
                                        (0500)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0501)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0502)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0503)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0504)     ; value in the second member element, an unsigned byte:
                                        (0505)     ; (1) If the value of the second element is non-zero, it represents
                                        (0506)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0507)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0508)     ; the bytes are copied to the block of RAM.
                                        (0509)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0510)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0511)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0512) 
                                        (0513) .AccessNextStructLoop:
00F1: 75       INC   X                  (0514)     inc   X                            ; pXIData++
00F2: 09 00    ADC   A,0x0              (0515)     adc   A, 0
00F4: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0516) .AccessStruct:                         ; Entry point for first block
                                        (0517)     ;
                                        (0518)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0519)     ;
                                        (0520)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00F7: 08       PUSH  A                  (0521)     push  A
00F8: 28       ROMX                     (0522)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00F9: 60 D5    MOV   REG[0xD5],A        (0523)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00FB: 74       INC   A                  (0524)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00FC: A0 4B    JZ    0x0148             (0525)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00FE: 18       POP   A                  (0526)     pop   A                            ; restore pXIData to [A,X]
00FF: 75       INC   X                  (0527)     inc   X                            ; pXIData++
0100: 09 00    ADC   A,0x0              (0528)     adc   A, 0
0102: 08       PUSH  A                  (0529)     push  A
0103: 28       ROMX                     (0530)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
0104: 53 4F    MOV   [__r0],A           (0531)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
0106: 18       POP   A                  (0532)     pop   A                            ; restore pXIData to [A,X]
0107: 75       INC   X                  (0533)     inc   X                            ; pXIData++ (point to size)
0108: 09 00    ADC   A,0x0              (0534)     adc   A, 0
010A: 08       PUSH  A                  (0535)     push  A
010B: 28       ROMX                     (0536)     romx                               ; Get the size (CPU.A <- *pXIData)
010C: A0 1C    JZ    0x0129             (0537)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
010E: 53 4E    MOV   [__r1],A           (0538)     mov   [__r1], A                    ;             else downcount in __r1
0110: 18       POP   A                  (0539)     pop   A                            ; restore pXIData to [A,X]
                                        (0540) 
                                        (0541) .CopyNextByteLoop:
                                        (0542)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0543)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0544)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0545)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0546)     ;
0111: 75       INC   X                  (0547)     inc   X                            ; pXIData++ (point to next data byte)
0112: 09 00    ADC   A,0x0              (0548)     adc   A, 0
0114: 08       PUSH  A                  (0549)     push  A
0115: 28       ROMX                     (0550)     romx                               ; Get the data value (CPU.A <- *pXIData)
0116: 3F 4F    MVI   [__r0],A           (0551)     mvi   [__r0], A                    ; Transfer the data to RAM
0118: 47 4F FF TST   [__r0],0xFF        (0552)     tst   [__r0], 0xff                 ; Check for page crossing
011B: B0 06    JNZ   0x0122             (0553)     jnz   .CopyLoopTail                ;   No crossing, keep going
011D: 5D D5    MOV   A,REG[0xD5]        (0554)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
011F: 74       INC   A                  (0555)     inc   A
0120: 60 D5    MOV   REG[0xD5],A        (0556)     mov   reg[ MVW_PP], A
                                        (0557) .CopyLoopTail:
0122: 18       POP   A                  (0558)     pop   A                            ; restore pXIData to [A,X]
0123: 7A 4E    DEC   [__r1]             (0559)     dec   [__r1]                       ; End of this array in flash?
0125: BF EB    JNZ   0x0111             (0560)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0127: 8F C9    JMP   0x00F1             (0561)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0562) 
                                        (0563) .ClearRAMBlockToZero:
0129: 18       POP   A                  (0564)     pop   A                            ; restore pXIData to [A,X]
012A: 75       INC   X                  (0565)     inc   X                            ; pXIData++ (point to next data byte)
012B: 09 00    ADC   A,0x0              (0566)     adc   A, 0
012D: 08       PUSH  A                  (0567)     push  A
012E: 28       ROMX                     (0568)     romx                               ; Get the run length (CPU.A <- *pXIData)
012F: 53 4E    MOV   [__r1],A           (0569)     mov   [__r1], A                    ; Initialize downcounter
0131: 50 00    MOV   A,0x0              (0570)     mov   A, 0                         ; Initialize source data
                                        (0571) 
                                        (0572) .ClearRAMBlockLoop:
                                        (0573)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0574)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0575)     ;
0133: 3F 4F    MVI   [__r0],A           (0576)     mvi   [__r0], A                    ; Clear a byte
0135: 47 4F FF TST   [__r0],0xFF        (0577)     tst   [__r0], 0xff                 ; Check for page crossing
0138: B0 08    JNZ   0x0141             (0578)     jnz   .ClearLoopTail               ;   No crossing, keep going
013A: 5D D5    MOV   A,REG[0xD5]        (0579)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
013C: 74       INC   A                  (0580)     inc   A
013D: 60 D5    MOV   REG[0xD5],A        (0581)     mov   reg[ MVW_PP], A
013F: 50 00    MOV   A,0x0              (0582)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0583) .ClearLoopTail:
0141: 7A 4E    DEC   [__r1]             (0584)     dec   [__r1]                       ; Was this the last byte?
0143: BF EF    JNZ   0x0133             (0585)     jnz   .ClearRAMBlockLoop           ;   No,  continue
0145: 18       POP   A                  (0586)     pop   A                            ;   Yes, restore pXIData to [A,X] and
0146: 8F AA    JMP   0x00F1             (0587)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0588) 
                                        (0589) .C_RTE_WrapUp:
0148: 18       POP   A                  (0590)     pop   A                            ; balance stack
0149: 71 10    OR    F,0x10             
                                        (0591) 
                                        (0592) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0593) 
                                        (0594) C_RTE_Done:
                                        (0595) 
                                        (0596) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0597) 
                                        (0598)     ;-------------------------------
                                        (0599)     ; Voltage Stabilization for SMP
                                        (0600)     ;-------------------------------
                                        (0601) 
                                        (0602) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0603) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0604)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0605)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0606)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0607)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0608)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0609)     M8C_SetBank1
                                        (0610)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0611)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0612)     M8C_SetBank0
                                        (0613)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0614)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0615) .WaitFor2ms:
                                        (0616)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0617)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0618) ENDIF ; SMP is operational
                                        (0619) ENDIF ; 5.0V Operation
                                        (0620) 
                                        (0621)     ;-------------------------------
                                        (0622)     ; Set Power-On Reset (POR) Level
                                        (0623)     ;-------------------------------
                                        (0624)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0625)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0626)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0627)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0628)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0629) 
                                        (0630)     M8C_SetBank1
                                        (0631) 
                                        (0632) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0633)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0634)  ELSE                                       ;    No, fast mode
                                        (0635)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0636)                                             ;       no, set midpoint POR in user code, if desired
                                        (0637)   ELSE ; 24HMz                              ;
014B: 43 E3 20 OR    REG[0xE3],0x20     (0638)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
014E: 70 EF    AND   F,0xEF             
                                        (0639)   ENDIF ; 24MHz
                                        (0640)  ENDIF ; Slow Mode
                                        (0641) ENDIF ; 5.0V Operation
                                        (0642) 
                                        (0643)     M8C_SetBank0
                                        (0644) 
                                        (0645)     ;----------------------------
                                        (0646)     ; Wrap up and invoke "main"
                                        (0647)     ;----------------------------
                                        (0648) 
                                        (0649)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0650)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0651)     ;
0150: 62 E0 00 MOV   REG[0xE0],0x0      (0652)     mov  reg[INT_MSK0],0
0153: 71 10    OR    F,0x10             
                                        (0653) 
                                        (0654)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0655)     ; And put decimator in full mode so it does not consume too much current.
                                        (0656)     ;
                                        (0657)     M8C_SetBank1
0155: 62 E0 0B MOV   REG[0xE0],0xB      (0658)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0158: 43 E7 80 OR    REG[0xE7],0x80     (0659)     or   reg[DEC_CR2],80h                    ; Put decimator in full mode
015B: 70 EF    AND   F,0xEF             
                                        (0660)     M8C_SetBank0
                                        (0661) 
                                        (0662)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0663)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0664)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0665)     ;
015D: 62 E2 00 MOV   REG[0xE2],0x0      (0666)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0667)                                    ; have been set during the boot process.
                                        (0668) IF	(TOOLCHAIN & HITECH)
                                        (0669) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0670) ELSE
                                        (0671) IF ENABLE_LJMP_TO_MAIN
                                        (0672)     ljmp  _main                    ; goto main (no return)
                                        (0673) ELSE
0160: 7C 08 DC LCALL _main              (0674)     lcall _main                    ; call main
                                        (0675) .Exit:
0163: 8F FF    JMP   0x0163             (0676)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0677) ENDIF
                                        (0678) ENDIF ; TOOLCHAIN
                                        (0679) 
                                        (0680)     ;---------------------------------
                                        (0681)     ; Library Access to Global Parms
                                        (0682)     ;---------------------------------
                                        (0683)     ;
                                        (0684)  bGetPowerSetting:
                                        (0685) _bGetPowerSetting:
                                        (0686)     ; Returns value of POWER_SETTING in the A register.
                                        (0687)     ; No inputs. No Side Effects.
                                        (0688)     ;
0165: 50 10    MOV   A,0x10             (0689)     mov   A, POWER_SETTING
0167: 7F       RET                      (0690)     ret
                                        (0691) 
                                        (0692) IF	(TOOLCHAIN & HITECH)
                                        (0693) ELSE
                                        (0694)     ;---------------------------------
                                        (0695)     ; Order Critical RAM & ROM AREAs
                                        (0696)     ;---------------------------------
                                        (0697)     ;  'TOP' is all that has been defined so far...
                                        (0698) 
                                        (0699)     ;  ROM AREAs for C CONST, static & global items
                                        (0700)     ;
                                        (0701)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0702)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0703) __idata_start:
                                        (0704) 
                                        (0705)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0706) __func_lit_start:
                                        (0707) 
                                        (0708) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0709)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0710)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0711)     ; relocated by the code compressor, but the text area may shrink and
                                        (0712)     ; that moves xidata around.
                                        (0713)     ;
                                        (0714) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0715) ENDIF
                                        (0716) 
                                        (0717)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0718)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0719) 
                                        (0720)     ; CODE segment for general use
                                        (0721)     ;
                                        (0722)     AREA text (ROM, REL, CON)
                                        (0723) __text_start:
                                        (0724) 
                                        (0725)     ; RAM area usage
                                        (0726)     ;
                                        (0727)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0728) __data_start:
                                        (0729) 
                                        (0730)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0731)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0732)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0733) __bss_start:
                                        (0734) 
                                        (0735) ENDIF ; TOOLCHAIN
                                        (0736) 
                                        (0737) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.2946
03D3: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_stepping_test_Bank1
                                        (0019) export LoadConfigTBL_stepping_test_Bank0
                                        (0020) export LoadConfigTBL_stepping_test_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_stepping_test_Bank0:
                                        (0023) ;  Instance name CS, User Module LED
                                        (0024) ;  Instance name LCD_1, User Module LCD
                                        (0025) ;  Instance name SPIM_1, User Module SPIM
                                        (0026) ;       Instance name SPIM_1, Block Name SPIM(DCB02)
                                        (0027) 	db		2bh, 00h		;SPIM_1_CONTROL_REG  (DCB02CR0)
                                        (0028) 	db		29h, 00h		;SPIM_1_TX_BUFFER_REG(DCB02DR1)
                                        (0029) 	db		2ah, 00h		;SPIM_1_RX_BUFFER_REG(DCB02DR2)
                                        (0030) ;  Instance name SleepTimer_1, User Module SleepTimer
                                        (0031) ;  Global Register values Bank 0
                                        (0032) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0033) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0034) 	db		63h, 00h		; AnalogReferenceControl register (ARF_CR)
                                        (0035) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0036) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0037) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0038) 	db		d6h, 00h		; I2CConfig register (I2C_CFG)
                                        (0039) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0040) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0041) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0042) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0043) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0044) 	db		b5h, 10h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0045) 	db		b6h, 01h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0046) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0047) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0048) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0049) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0050) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0051) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0052) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0053) 	db		c0h, 00h		; Row_2_InputMux register (RDI2RI)
                                        (0054) 	db		c1h, 00h		; Row_2_InputSync register (RDI2SYN)
                                        (0055) 	db		c2h, 20h		; Row_2_LogicInputAMux register (RDI2IS)
                                        (0056) 	db		c3h, 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
                                        (0057) 	db		c4h, 33h		; Row_2_LogicSelect_1 register (RDI3LT1)
                                        (0058) 	db		c5h, 00h		; Row_2_OutputDrive_0 register (RDI2SRO0)
                                        (0059) 	db		c6h, 00h		; Row_2_OutputDrive_1 register (RDI2SRO1)
                                        (0060) 	db		c8h, 55h		; Row_3_InputMux register (RDI3RI)
                                        (0061) 	db		c9h, 00h		; Row_3_InputSync register (RDI3SYN)
                                        (0062) 	db		cah, 30h		; Row_3_LogicInputAMux register (RDI3IS)
                                        (0063) 	db		cbh, 33h		; Row_3_LogicSelect_0 register (RDI3LT0)
                                        (0064) 	db		cch, 33h		; Row_3_LogicSelect_1 register (RDI3LT1)
                                        (0065) 	db		cdh, 00h		; Row_3_OutputDrive_0 register (RDI3SRO0)
                                        (0066) 	db		ceh, 00h		; Row_3_OutputDrive_1 register (RDI3SRO1)
                                        (0067) 	db		6ch, 00h		; TMP_DR0 register (TMP_DR0)
                                        (0068) 	db		6dh, 00h		; TMP_DR1 register (TMP_DR1)
                                        (0069) 	db		6eh, 00h		; TMP_DR2 register (TMP_DR2)
                                        (0070) 	db		6fh, 00h		; TMP_DR3 register (TMP_DR3)
                                        (0071) 	db		ffh
                                        (0072) LoadConfigTBL_stepping_test_Bank1:
                                        (0073) ;  Instance name CS, User Module LED
                                        (0074) ;  Instance name LCD_1, User Module LCD
                                        (0075) ;  Instance name SPIM_1, User Module SPIM
                                        (0076) ;       Instance name SPIM_1, Block Name SPIM(DCB02)
                                        (0077) 	db		28h, 16h		;SPIM_1_FUNCTION_REG (DCB02FN)
                                        (0078) 	db		29h, c7h		;SPIM_1_INPUT_REG    (DCB02IN)
                                        (0079) 	db		2ah, 75h		;SPIM_1_OUTPUT_REG   (DCB02OU)
                                        (0080) ;  Instance name SleepTimer_1, User Module SleepTimer
                                        (0081) ;  Global Register values Bank 1
                                        (0082) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0083) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0084) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0085) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0086) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0087) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0088) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0089) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0090) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0091) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0092) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0093) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0094) 	db		e1h, ffh		; OscillatorControl_1 register (OSC_CR1)
                                        (0095) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0096) 	db		dfh, ffh		; OscillatorControl_3 register (OSC_CR3)
                                        (0097) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0098) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0099) 	db		e7h, 00h		; Type2Decimator_Control register (DEC_CR2)
                                        (0100) 	db		ffh
                                        (0101) AREA psoc_config(rom, rel)
                                        (0102) LoadConfigTBL_stepping_test_Ordered:
                                        (0103) ;  Ordered Global Register values
                                        (0104) 	M8C_SetBank0
03D5: 62 00 00 MOV   REG[0x0],0x0       (0105) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
03D8: 71 10    OR    F,0x10             
                                        (0106) 	M8C_SetBank1
03DA: 62 00 7F MOV   REG[0x0],0x7F      (0107) 	mov	reg[00h], 7fh		; Port_0_DriveMode_0 register (PRT0DM0)
03DD: 62 01 80 MOV   REG[0x1],0x80      (0108) 	mov	reg[01h], 80h		; Port_0_DriveMode_1 register (PRT0DM1)
03E0: 70 EF    AND   F,0xEF             
                                        (0109) 	M8C_SetBank0
03E2: 62 03 80 MOV   REG[0x3],0x80      (0110) 	mov	reg[03h], 80h		; Port_0_DriveMode_2 register (PRT0DM2)
03E5: 62 02 00 MOV   REG[0x2],0x0       (0111) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
03E8: 71 10    OR    F,0x10             
                                        (0112) 	M8C_SetBank1
03EA: 62 02 00 MOV   REG[0x2],0x0       (0113) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
03ED: 62 03 00 MOV   REG[0x3],0x0       (0114) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
03F0: 70 EF    AND   F,0xEF             
                                        (0115) 	M8C_SetBank0
03F2: 62 01 00 MOV   REG[0x1],0x0       (0116) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
03F5: 62 04 00 MOV   REG[0x4],0x0       (0117) 	mov	reg[04h], 00h		; Port_1_Data register (PRT1DR)
03F8: 71 10    OR    F,0x10             
                                        (0118) 	M8C_SetBank1
03FA: 62 04 00 MOV   REG[0x4],0x0       (0119) 	mov	reg[04h], 00h		; Port_1_DriveMode_0 register (PRT1DM0)
03FD: 62 05 FF MOV   REG[0x5],0xFF      (0120) 	mov	reg[05h], ffh		; Port_1_DriveMode_1 register (PRT1DM1)
0400: 70 EF    AND   F,0xEF             
                                        (0121) 	M8C_SetBank0
0402: 62 07 FC MOV   REG[0x7],0xFC      (0122) 	mov	reg[07h], fch		; Port_1_DriveMode_2 register (PRT1DM2)
0405: 62 06 00 MOV   REG[0x6],0x0       (0123) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
0408: 71 10    OR    F,0x10             
                                        (0124) 	M8C_SetBank1
040A: 62 06 00 MOV   REG[0x6],0x0       (0125) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
040D: 62 07 00 MOV   REG[0x7],0x0       (0126) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
0410: 70 EF    AND   F,0xEF             
                                        (0127) 	M8C_SetBank0
0412: 62 05 00 MOV   REG[0x5],0x0       (0128) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
0415: 62 08 00 MOV   REG[0x8],0x0       (0129) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
0418: 71 10    OR    F,0x10             
                                        (0130) 	M8C_SetBank1
041A: 62 08 0E MOV   REG[0x8],0xE       (0131) 	mov	reg[08h], 0eh		; Port_2_DriveMode_0 register (PRT2DM0)
041D: 62 09 F1 MOV   REG[0x9],0xF1      (0132) 	mov	reg[09h], f1h		; Port_2_DriveMode_1 register (PRT2DM1)
0420: 70 EF    AND   F,0xEF             
                                        (0133) 	M8C_SetBank0
0422: 62 0B F0 MOV   REG[0xB],0xF0      (0134) 	mov	reg[0bh], f0h		; Port_2_DriveMode_2 register (PRT2DM2)
0425: 62 0A 07 MOV   REG[0xA],0x7       (0135) 	mov	reg[0ah], 07h		; Port_2_GlobalSelect register (PRT2GS)
0428: 71 10    OR    F,0x10             
                                        (0136) 	M8C_SetBank1
042A: 62 0A 00 MOV   REG[0xA],0x0       (0137) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
042D: 62 0B 00 MOV   REG[0xB],0x0       (0138) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
0430: 70 EF    AND   F,0xEF             
                                        (0139) 	M8C_SetBank0
0432: 62 09 00 MOV   REG[0x9],0x0       (0140) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
0435: 62 0C 00 MOV   REG[0xC],0x0       (0141) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
0438: 71 10    OR    F,0x10             
                                        (0142) 	M8C_SetBank1
043A: 62 0C 00 MOV   REG[0xC],0x0       (0143) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
043D: 62 0D 00 MOV   REG[0xD],0x0       (0144) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
0440: 70 EF    AND   F,0xEF             
                                        (0145) 	M8C_SetBank0
0442: 62 0F 00 MOV   REG[0xF],0x0       (0146) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
0445: 62 0E 00 MOV   REG[0xE],0x0       (0147) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
0448: 71 10    OR    F,0x10             
                                        (0148) 	M8C_SetBank1
044A: 62 0E 00 MOV   REG[0xE],0x0       (0149) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
044D: 62 0F 00 MOV   REG[0xF],0x0       (0150) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
0450: 70 EF    AND   F,0xEF             
                                        (0151) 	M8C_SetBank0
0452: 62 0D 00 MOV   REG[0xD],0x0       (0152) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
0455: 62 10 00 MOV   REG[0x10],0x0      (0153) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
0458: 71 10    OR    F,0x10             
                                        (0154) 	M8C_SetBank1
045A: 62 10 00 MOV   REG[0x10],0x0      (0155) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
045D: 62 11 00 MOV   REG[0x11],0x0      (0156) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
0460: 70 EF    AND   F,0xEF             
                                        (0157) 	M8C_SetBank0
0462: 62 13 00 MOV   REG[0x13],0x0      (0158) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
0465: 62 12 00 MOV   REG[0x12],0x0      (0159) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
0468: 71 10    OR    F,0x10             
                                        (0160) 	M8C_SetBank1
046A: 62 12 00 MOV   REG[0x12],0x0      (0161) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
046D: 62 13 00 MOV   REG[0x13],0x0      (0162) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
0470: 70 EF    AND   F,0xEF             
                                        (0163) 	M8C_SetBank0
0472: 62 11 00 MOV   REG[0x11],0x0      (0164) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
0475: 62 14 00 MOV   REG[0x14],0x0      (0165) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
0478: 71 10    OR    F,0x10             
                                        (0166) 	M8C_SetBank1
047A: 62 14 00 MOV   REG[0x14],0x0      (0167) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
047D: 62 15 00 MOV   REG[0x15],0x0      (0168) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
0480: 70 EF    AND   F,0xEF             
                                        (0169) 	M8C_SetBank0
0482: 62 17 00 MOV   REG[0x17],0x0      (0170) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
0485: 62 16 00 MOV   REG[0x16],0x0      (0171) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
0488: 71 10    OR    F,0x10             
                                        (0172) 	M8C_SetBank1
048A: 62 16 00 MOV   REG[0x16],0x0      (0173) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
048D: 62 17 00 MOV   REG[0x17],0x0      (0174) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
0490: 70 EF    AND   F,0xEF             
                                        (0175) 	M8C_SetBank0
0492: 62 15 00 MOV   REG[0x15],0x0      (0176) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
0495: 62 18 00 MOV   REG[0x18],0x0      (0177) 	mov	reg[18h], 00h		; Port_6_Data register (PRT6DR)
0498: 71 10    OR    F,0x10             
                                        (0178) 	M8C_SetBank1
049A: 62 18 00 MOV   REG[0x18],0x0      (0179) 	mov	reg[18h], 00h		; Port_6_DriveMode_0 register (PRT6DM0)
049D: 62 19 00 MOV   REG[0x19],0x0      (0180) 	mov	reg[19h], 00h		; Port_6_DriveMode_1 register (PRT6DM1)
04A0: 70 EF    AND   F,0xEF             
                                        (0181) 	M8C_SetBank0
04A2: 62 1B 00 MOV   REG[0x1B],0x0      (0182) 	mov	reg[1bh], 00h		; Port_6_DriveMode_2 register (PRT6DM2)
04A5: 62 1A 00 MOV   REG[0x1A],0x0      (0183) 	mov	reg[1ah], 00h		; Port_6_GlobalSelect register (PRT6GS)
04A8: 71 10    OR    F,0x10             
                                        (0184) 	M8C_SetBank1
04AA: 62 1A 00 MOV   REG[0x1A],0x0      (0185) 	mov	reg[1ah], 00h		; Port_6_IntCtrl_0 register (PRT6IC0)
04AD: 62 1B 00 MOV   REG[0x1B],0x0      (0186) 	mov	reg[1bh], 00h		; Port_6_IntCtrl_1 register (PRT6IC1)
04B0: 70 EF    AND   F,0xEF             
                                        (0187) 	M8C_SetBank0
04B2: 62 19 00 MOV   REG[0x19],0x0      (0188) 	mov	reg[19h], 00h		; Port_6_IntEn register (PRT6IE)
04B5: 62 1C 00 MOV   REG[0x1C],0x0      (0189) 	mov	reg[1ch], 00h		; Port_7_Data register (PRT7DR)
04B8: 71 10    OR    F,0x10             
                                        (0190) 	M8C_SetBank1
04BA: 62 1C 00 MOV   REG[0x1C],0x0      (0191) 	mov	reg[1ch], 00h		; Port_7_DriveMode_0 register (PRT7DM0)
04BD: 62 1D 00 MOV   REG[0x1D],0x0      (0192) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
04C0: 70 EF    AND   F,0xEF             
                                        (0193) 	M8C_SetBank0
04C2: 62 1F 00 MOV   REG[0x1F],0x0      (0194) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
04C5: 62 1E 00 MOV   REG[0x1E],0x0      (0195) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
04C8: 71 10    OR    F,0x10             
                                        (0196) 	M8C_SetBank1
04CA: 62 1E 00 MOV   REG[0x1E],0x0      (0197) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
04CD: 62 1F 00 MOV   REG[0x1F],0x0      (0198) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
04D0: 70 EF    AND   F,0xEF             
                                        (0199) 	M8C_SetBank0
04D2: 62 1D 00 MOV   REG[0x1D],0x0      (0200) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
04D5: 70 EF    AND   F,0xEF             
                                        (0201) 	M8C_SetBank0
04D7: 7F       RET                      (0202) 	ret
                                        (0203) 
                                        (0204) 
                                        (0205) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.2946
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_stepping_test
                                        (0026) export _LoadConfig_stepping_test
                                        (0027) export Port_0_Data_SHADE
                                        (0028) export _Port_0_Data_SHADE
                                        (0029) export Port_0_DriveMode_0_SHADE
                                        (0030) export _Port_0_DriveMode_0_SHADE
                                        (0031) export Port_0_DriveMode_1_SHADE
                                        (0032) export _Port_0_DriveMode_1_SHADE
                                        (0033) export Port_2_Data_SHADE
                                        (0034) export _Port_2_Data_SHADE
                                        (0035) 
                                        (0036) 
                                        (0037) export NO_SHADOW
                                        (0038) export _NO_SHADOW
                                        (0039) 
                                        (0040) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0041) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0042) 
                                        (0043) AREA psoc_config(rom, rel)
                                        (0044) 
                                        (0045) ;---------------------------------------------------------------------------
                                        (0046) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0047) ;                  parameters handled by boot code, like CPU speed). This
                                        (0048) ;                  function can be called from user code, but typically it
                                        (0049) ;                  is only called from boot.
                                        (0050) ;
                                        (0051) ;       INPUTS: None.
                                        (0052) ;      RETURNS: Nothing.
                                        (0053) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0054) ;               In the large memory model currently only the page
                                        (0055) ;               pointer registers listed below are modified.  This does
                                        (0056) ;               not guarantee that in future implementations of this
                                        (0057) ;               function other page pointer registers will not be
                                        (0058) ;               modified.
                                        (0059) ;          
                                        (0060) ;               Page Pointer Registers Modified: 
                                        (0061) ;               CUR_PP
                                        (0062) ;
                                        (0063) _LoadConfigInit:
                                        (0064)  LoadConfigInit:
                                        (0065)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0066)     
04D8: 55 04 00 MOV   [0x4],0x0          (0067) 	mov		[Port_0_Data_SHADE], 0h
04DB: 55 06 7F MOV   [0x6],0x7F         (0068) 	mov		[Port_0_DriveMode_0_SHADE], 7fh
04DE: 55 07 80 MOV   [0x7],0x80         (0069) 	mov		[Port_0_DriveMode_1_SHADE], 80h
04E1: 55 05 00 MOV   [0x5],0x0          (0070) 	mov		[Port_2_Data_SHADE], 0h
                                        (0071) 
04E4: 7C 04 EB LCALL 0x04EB             (0072) 	lcall	LoadConfig_stepping_test
04E7: 7C 03 D3 LCALL 0x03D3             (0073) 	lcall	LoadConfigTBL_stepping_test_Ordered
                                        (0074) 
                                        (0075) 
                                        (0076)     RAM_EPILOGUE RAM_USE_CLASS_4
04EA: 7F       RET                      (0077)     ret
                                        (0078) 
                                        (0079) ;---------------------------------------------------------------------------
                                        (0080) ; Load Configuration stepping_test
                                        (0081) ;
                                        (0082) ;    Load configuration registers for stepping_test.
                                        (0083) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0084) ;
                                        (0085) ;       INPUTS: None.
                                        (0086) ;      RETURNS: Nothing.
                                        (0087) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0088) ;               modified as may the Page Pointer registers!
                                        (0089) ;               In the large memory model currently only the page
                                        (0090) ;               pointer registers listed below are modified.  This does
                                        (0091) ;               not guarantee that in future implementations of this
                                        (0092) ;               function other page pointer registers will not be
                                        (0093) ;               modified.
                                        (0094) ;          
                                        (0095) ;               Page Pointer Registers Modified: 
                                        (0096) ;               CUR_PP
                                        (0097) ;
                                        (0098) _LoadConfig_stepping_test:
                                        (0099)  LoadConfig_stepping_test:
                                        (0100)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0101) 
04EB: 10       PUSH  X                  (0102) 	push	x
04EC: 70 EF    AND   F,0xEF             
                                        (0103)     M8C_SetBank0                    ; Force bank 0
04EE: 50 00    MOV   A,0x0              (0104)     mov     a, 0                    ; Specify bank 0
04F0: 67       ASR   A                  (0105)     asr     a                       ; Store in carry flag
                                        (0106)                                     ; Load bank 0 table:
04F1: 50 01    MOV   A,0x1              (0107)     mov     A, >LoadConfigTBL_stepping_test_Bank0
04F3: 57 F9    MOV   X,0xF9             (0108)     mov     X, <LoadConfigTBL_stepping_test_Bank0
04F5: 7C 05 06 LCALL 0x0506             (0109)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0110) 
04F8: 50 01    MOV   A,0x1              (0111)     mov     a, 1                    ; Specify bank 1
04FA: 67       ASR   A                  (0112)     asr     a                       ; Store in carry flag
                                        (0113)                                     ; Load bank 1 table:
04FB: 50 02    MOV   A,0x2              (0114)     mov     A, >LoadConfigTBL_stepping_test_Bank1
04FD: 57 4E    MOV   X,0x4E             (0115)     mov     X, <LoadConfigTBL_stepping_test_Bank1
04FF: 7C 05 06 LCALL 0x0506             (0116)     lcall   LoadConfig              ; Load the bank 1 values
0502: 70 EF    AND   F,0xEF             
                                        (0117) 
                                        (0118)     M8C_SetBank0                    ; Force return to bank 0
0504: 20       POP   X                  (0119) 	pop		x
                                        (0120) 
                                        (0121)     RAM_EPILOGUE RAM_USE_CLASS_4
0505: 7F       RET                      (0122)     ret
                                        (0123) 
                                        (0124) 
                                        (0125) 
                                        (0126) 
                                        (0127) ;---------------------------------------------------------------------------
                                        (0128) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0129) ;              pairs. Terminate on address=0xFF.
                                        (0130) ;
                                        (0131) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0132) ;           Flag Register Carry bit encodes the Register Bank
                                        (0133) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0134) ;
                                        (0135) ;  RETURNS: nothing.
                                        (0136) ;
                                        (0137) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0138) ;                X-3 Temporary store for register address
                                        (0139) ;                X-2 LSB of config table address
                                        (0140) ;                X-1 MSB of config table address
                                        (0141) ;
                                        (0142) LoadConfig:
                                        (0143)     RAM_PROLOGUE RAM_USE_CLASS_2
0506: 38 02    ADD   SP,0x2             (0144)     add     SP, 2                   ; Set up local vars
0508: 10       PUSH  X                  (0145)     push    X                       ; Save config table address on stack
0509: 08       PUSH  A                  (0146)     push    A
050A: 4F       MOV   X,SP               (0147)     mov     X, SP
050B: 56 FC 00 MOV   [X-4],0x0          (0148)     mov     [X-4], 0                ; Set default Destination to Bank 0
050E: D0 04    JNC   0x0513             (0149)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
0510: 56 FC 01 MOV   [X-4],0x1          (0150)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0151) .BankSelectSaved:
0513: 18       POP   A                  (0152)     pop     A
0514: 20       POP   X                  (0153)     pop     X
0515: 70 EF    AND   F,0xEF             
0517: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0154) 
                                        (0155) LoadConfigLp:
                                        (0156)     M8C_SetBank0                    ; Switch to bank 0
                                        (0157)     M8C_ClearWDT                    ; Clear the watchdog for long inits
051A: 10       PUSH  X                  (0158)     push    X                       ; Preserve the config table address
051B: 08       PUSH  A                  (0159)     push    A
051C: 28       ROMX                     (0160)     romx                            ; Load register address from table
051D: 39 FF    CMP   A,0xFF             (0161)     cmp     A, END_CONFIG_TABLE     ; End of table?
051F: A0 1F    JZ    0x053F             (0162)     jz      EndLoadConfig           ;   Yes, go wrap it up
0521: 4F       MOV   X,SP               (0163)     mov     X, SP                   ;
0522: 48 FC 01 TST   [X-4],0x1          (0164)     tst     [X-4], 1                ; Loading IO Bank 1?
0525: A0 03    JZ    0x0529             (0165)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
0527: 71 10    OR    F,0x10             
                                        (0166)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0167) .IOBankNowSet:
0529: 54 FD    MOV   [X-3],A            (0168)     mov     [X-3], A                ; Stash the register address
052B: 18       POP   A                  (0169)     pop     A                       ; Retrieve the table address
052C: 20       POP   X                  (0170)     pop     X
052D: 75       INC   X                  (0171)     inc     X                       ; Advance to the data byte
052E: 09 00    ADC   A,0x0              (0172)     adc     A, 0
0530: 10       PUSH  X                  (0173)     push    X                       ; Save the config table address again
0531: 08       PUSH  A                  (0174)     push    A
0532: 28       ROMX                     (0175)     romx                            ; load config data from the table
0533: 4F       MOV   X,SP               (0176)     mov     X, SP                   ; retrieve the register address
0534: 59 FD    MOV   X,[X-3]            (0177)     mov     X, [X-3]
0536: 61 00    MOV   REG[X+0x0],A       (0178)     mov     reg[X], A               ; Configure the register
0538: 18       POP   A                  (0179)     pop     A                       ; retrieve the table address
0539: 20       POP   X                  (0180)     pop     X
053A: 75       INC   X                  (0181)     inc     X                       ; advance to next table entry
053B: 09 00    ADC   A,0x0              (0182)     adc     A, 0
053D: 8F D7    JMP   0x0515             (0183)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0184) EndLoadConfig:
053F: 38 FC    ADD   SP,0xFC            (0185)     add     SP, -4
0541: 70 3F    AND   F,0x3F             
0543: 71 C0    OR    F,0xC0             
                                        (0186)     RAM_EPILOGUE RAM_USE_CLASS_2
0545: 7F       RET                      (0187)     ret
                                        (0188) 
                                        (0189) AREA InterruptRAM(ram, rel)
                                        (0190) 
                                        (0191) NO_SHADOW:
                                        (0192) _NO_SHADOW:
                                        (0193) ; write only register shadows
                                        (0194) _Port_0_Data_SHADE:
                                        (0195) Port_0_Data_SHADE:	BLK	1
                                        (0196) _Port_2_Data_SHADE:
                                        (0197) Port_2_Data_SHADE:	BLK	1
                                        (0198) _Port_0_DriveMode_0_SHADE:
                                        (0199) Port_0_DriveMode_0_SHADE:	BLK	1
                                        (0200) _Port_0_DriveMode_1_SHADE:
                                        (0201) Port_0_DriveMode_1_SHADE:	BLK	1
                                        (0202) 
FILE: lib\spim_1int.asm                 (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: SPIM_1INT.asm
                                        (0004) ;;   Version: 2.6, Updated on 2013/5/19 at 10:44:36
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:
                                        (0008) ;;    Interrupt handler routine for SPIM user module instance: SPIM_1.
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "SPIM_1.inc"
                                        (0017) 
                                        (0018) 
                                        (0019) ;-----------------------------------------------
                                        (0020) ;  Global Symbols
                                        (0021) ;-----------------------------------------------
                                        (0022) export  _SPIM_1_ISR
                                        (0023) 
                                        (0024) 
                                        (0025) AREA InterruptRAM (RAM,REL,CON)
                                        (0026) 
                                        (0027) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0028) ;---------------------------------------------------
                                        (0029) ; Insert your custom declarations below this banner
                                        (0030) ;---------------------------------------------------
                                        (0031) 
                                        (0032) ;------------------------
                                        (0033) ; Includes
                                        (0034) ;------------------------
                                        (0035) 
                                        (0036) 	
                                        (0037) ;------------------------
                                        (0038) ;  Constant Definitions
                                        (0039) ;------------------------
                                        (0040) 
                                        (0041) 
                                        (0042) ;------------------------
                                        (0043) ; Variable Allocation
                                        (0044) ;------------------------
                                        (0045) 
                                        (0046) 
                                        (0047) ;---------------------------------------------------
                                        (0048) ; Insert your custom declarations above this banner
                                        (0049) ;---------------------------------------------------
                                        (0050) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0051) 
                                        (0052) 
                                        (0053) AREA UserModules (ROM, REL)
                                        (0054) 
                                        (0055) ;-----------------------------------------------------------------------------
                                        (0056) ;  FUNCTION NAME: _SPIM_1_ISR
                                        (0057) ;
                                        (0058) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0059) ;
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;
                                        (0062) 
                                        (0063) _SPIM_1_ISR:
                                        (0064) 
                                        (0065)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0066)    ;---------------------------------------------------
                                        (0067)    ; Insert your custom assembly code below this banner
                                        (0068)    ;---------------------------------------------------
                                        (0069)    ;   NOTE: interrupt service routines must preserve
                                        (0070)    ;   the values of the A and X CPU registers.
                                        (0071)    
                                        (0072)    ;---------------------------------------------------
                                        (0073)    ; Insert your custom assembly code above this banner
                                        (0074)    ;---------------------------------------------------
0546: 7D 07 70 LJMP  CS_GetState|CS_Invert|__UserModules_end|__text_start|__SPIM_ISR|__SPIM_ISR(0075)    ljmp __SPIM_ISR
                                        (0076)    ;---------------------------------------------------
                                        (0077)    ; Insert a lcall to a C function below this banner
                                        (0078)    ; and un-comment the lines between these banners
                                        (0079)    ;---------------------------------------------------
                                        (0080)    
                                        (0081)    ;PRESERVE_CPU_CONTEXT
                                        (0082)    ;lcall _My_C_Function
                                        (0083)    ;RESTORE_CPU_CONTEXT
                                        (0084)    
                                        (0085)    ;---------------------------------------------------
                                        (0086)    ; Insert a lcall to a C function above this banner
                                        (0087)    ; and un-comment the lines between these banners
                                        (0088)    ;---------------------------------------------------
                                        (0089)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0090) 
0549: 7E       RETI                     (0091)    reti
                                        (0092) 
                                        (0093) 
                                        (0094) ; end of file SPIM_1INT.asm
FILE: lib\spim_1.asm                    (0001) ;;*****************************************************************************
054A: 43 E1 04 OR    REG[0xE1],0x4      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: SPIM_1.asm
                                        (0004) ;;   Version: 2.6, Updated on 2013/5/19 at 10:44:36
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: SPIM User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "SPIM_1.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export   SPIM_1_EnableInt
                                        (0030) export  _SPIM_1_EnableInt
                                        (0031) export   SPIM_1_DisableInt
                                        (0032) export  _SPIM_1_DisableInt
                                        (0033) export   SPIM_1_Start
                                        (0034) export  _SPIM_1_Start
                                        (0035) export   SPIM_1_Stop
                                        (0036) export  _SPIM_1_Stop
                                        (0037) export   SPIM_1_SendTxData
                                        (0038) export  _SPIM_1_SendTxData
                                        (0039) export   SPIM_1_bReadRxData
                                        (0040) export  _SPIM_1_bReadRxData
                                        (0041) export   SPIM_1_bReadStatus
                                        (0042) export  _SPIM_1_bReadStatus
                                        (0043) 
                                        (0044) // These globals will be removed in a future release
                                        (0045) // Do not use
                                        (0046) export   bSPIM_1_ReadRxData
                                        (0047) export  _bSPIM_1_ReadRxData
                                        (0048) export   bSPIM_1_ReadStatus
                                        (0049) export  _bSPIM_1_ReadStatus
                                        (0050) 
                                        (0051) ;-----------------------------------------------
                                        (0052) ;  Constant Definitions
                                        (0053) ;-----------------------------------------------
                                        (0054) bfCONTROL_REG_START_BIT:   equ   1     ; Control register start bit
                                        (0055) 
                                        (0056) 
                                        (0057) area UserModules (ROM, REL)
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: SPIM_1_EnableInt
                                        (0062) ;
                                        (0063) ;  DESCRIPTION:
                                        (0064) ;     Enables the SPIM interrupt by setting the interrupt enable mask
                                        (0065) ;     bit associated with this User Module.
                                        (0066) ;
                                        (0067) ;     NOTE:  Remember to enable the global interrupt by calling the
                                        (0068) ;           M8C global macro: M8C_EnableGInt
                                        (0069) ;
                                        (0070) ;-----------------------------------------------------------------------------
                                        (0071) ;
                                        (0072) ;  ARGUMENTS:  none
                                        (0073) ;
                                        (0074) ;  RETURNS:  none
                                        (0075) ;
                                        (0076) ;  SIDE EFFECTS: 
                                        (0077) ;    The A and X registers may be modified by this or future implementations
                                        (0078) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0079) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0080) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0081) ;    functions.
                                        (0082) ;
                                        (0083) ;  THEORY of OPERATION or PROCEDURE:
                                        (0084) ;     Sets the specific user module interrupt enable mask bit.
                                        (0085) ;
                                        (0086)  SPIM_1_EnableInt:
                                        (0087) _SPIM_1_EnableInt:
                                        (0088)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0089)    M8C_EnableIntMask SPIM_1_INT_REG, SPIM_1_bINT_MASK
                                        (0090)    RAM_EPILOGUE RAM_USE_CLASS_1
054D: 7F       RET                      (0091)    ret
                                        (0092) 
                                        (0093) .ENDSECTION
                                        (0094) 
                                        (0095) .SECTION
                                        (0096) ;-----------------------------------------------------------------------------
                                        (0097) ;  FUNCTION NAME: SPIM_1_DisableInt
                                        (0098) ;
                                        (0099) ;  DESCRIPTION:
                                        (0100) ;     Disables this SPIM's interrupt by clearing the interrupt enable mask bit
                                        (0101) ;     associated with this User Module.
                                        (0102) ;
                                        (0103) ;-----------------------------------------------------------------------------
                                        (0104) ;
                                        (0105) ;  ARGUMENTS:  none
                                        (0106) ;
                                        (0107) ;  RETURNS:  none
                                        (0108) ;
                                        (0109) ;  SIDE EFFECTS: 
                                        (0110) ;    The A and X registers may be modified by this or future implementations
                                        (0111) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0112) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0113) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0114) ;    functions.
                                        (0115) ;
                                        (0116) ;  THEORY of OPERATION or PROCEDURE:
                                        (0117) ;     Clears the specific user module interrupt enable mask bit.
                                        (0118) ;
                                        (0119)  SPIM_1_DisableInt:
                                        (0120) _SPIM_1_DisableInt:
                                        (0121)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0122)    M8C_DisableIntMask SPIM_1_INT_REG, SPIM_1_bINT_MASK
                                        (0123)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0124)    ret
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: SPIM_1_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit, SPI mode, and LSB/MSB first configuration of the SPIM
                                        (0134) ;     user module.
                                        (0135) ;
                                        (0136) ;     Transmission will begin transmitting when a byte is written into the TX buffer
                                        (0137) ;     using the SPIM_1_SendTxData function.
                                        (0138) ;
                                        (0139) ;-----------------------------------------------------------------------------
                                        (0140) ;
                                        (0141) ;  ARGUMENTS:
                                        (0142) ;     BYTE bConfiguration - Consists of SPI Mode and LSB/MSB first bit.
                                        (0143) ;           Use defined masks - masks can be OR'd together.
                                        (0144) ;     PASSED in Accumulator.
                                        (0145) ;
                                        (0146) ;  RETURNS:  none
                                        (0147) ;
                                        (0148) ;  SIDE EFFECTS: 
                                        (0149) ;    The A and X registers may be modified by this or future implementations
                                        (0150) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0151) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0152) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0153) ;    functions.
                                        (0154) ;
                                        (0155) ;  THEORY of OPERATION or PROCEDURE:
                                        (0156) ;     1) Set all Slave Select outputs high
                                        (0157) ;     2) Set the specified SPI configuration bits in the Control register.
                                        (0158) ;
                                        (0159)  SPIM_1_Start:
                                        (0160) _SPIM_1_Start:
                                        (0161)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0162)    ; setup the SPIM configuration setting
054E: 29 01    OR    A,0x1              (0163)    or    A, bfCONTROL_REG_START_BIT
0550: 60 2B    MOV   REG[0x2B],A        (0164)    mov   REG[SPIM_1_CONTROL_REG], A
                                        (0165)    RAM_EPILOGUE RAM_USE_CLASS_1
0552: 7F       RET                      (0166)    ret
                                        (0167) 
                                        (0168) .ENDSECTION
                                        (0169) 
                                        (0170) .SECTION
                                        (0171) ;-----------------------------------------------------------------------------
                                        (0172) ;  FUNCTION NAME: SPIM_1_Stop
                                        (0173) ;
                                        (0174) ;  DESCRIPTION:
                                        (0175) ;     Disables SPIM operation.
                                        (0176) ;
                                        (0177) ;-----------------------------------------------------------------------------
                                        (0178) ;
                                        (0179) ;  ARGUMENTS:  none
                                        (0180) ;
                                        (0181) ;  RETURNS:  none
                                        (0182) ;
                                        (0183) ;  SIDE EFFECTS: 
                                        (0184) ;    The A and X registers may be modified by this or future implementations
                                        (0185) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0186) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0187) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0188) ;    functions.
                                        (0189) ;
                                        (0190) ;  THEORY of OPERATION or PROCEDURE:
                                        (0191) ;     Clear the start bit in the Control register.
                                        (0192) ;
                                        (0193)  SPIM_1_Stop:
                                        (0194) _SPIM_1_Stop:
                                        (0195)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0196)    ; clear the SPIM stop bits
                                        (0197)    and   REG[SPIM_1_CONTROL_REG], ~bfCONTROL_REG_START_BIT
                                        (0198)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0199)    ret
                                        (0200) 
                                        (0201) .ENDSECTION
                                        (0202) 
                                        (0203) .SECTION
                                        (0204) ;-----------------------------------------------------------------------------
                                        (0205) ;  FUNCTION NAME: SPIM_1_SendTxData
                                        (0206) ;
                                        (0207) ;  DESCRIPTION:
                                        (0208) ;     Initiates an SPI data transfer.
                                        (0209) ;
                                        (0210) ;-----------------------------------------------------------------------------
                                        (0211) ;
                                        (0212) ;  ARGUMENTS:
                                        (0213) ;     BYTE  bTxData - data to transmit.
                                        (0214) ;        Passed in Accumulator.
                                        (0215) ;
                                        (0216) ;  RETURNS:  none
                                        (0217) ;
                                        (0218) ;  SIDE EFFECTS: 
                                        (0219) ;    The A and X registers may be modified by this or future implementations
                                        (0220) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0221) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0222) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0223) ;    functions.
                                        (0224) ;
                                        (0225) ;  THEORY of OPERATION or PROCEDURE:
                                        (0226) ;     Writes data to the TX buffer register.
                                        (0227) ;
                                        (0228)  SPIM_1_SendTxData:
                                        (0229) _SPIM_1_SendTxData:
                                        (0230)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0231)    ; Transmit the data!
0553: 60 29    MOV   REG[0x29],A        (0232)    mov REG[SPIM_1_TX_BUFFER_REG], A
                                        (0233)    RAM_EPILOGUE RAM_USE_CLASS_1
0555: 7F       RET                      (0234)    ret
                                        (0235) 
                                        (0236) .ENDSECTION
                                        (0237) 
                                        (0238) .SECTION
                                        (0239) ;-----------------------------------------------------------------------------
                                        (0240) ;  FUNCTION NAME: SPIM_1_bReadRxData
                                        (0241) ;
                                        (0242) ;  DESCRIPTION:
                                        (0243) ;     Reads the RX buffer register.  Should check the status regiser to make
                                        (0244) ;     sure data is valid.
                                        (0245) ;
                                        (0246) ;-----------------------------------------------------------------------------
                                        (0247) ;
                                        (0248) ;  ARGUMENTS:  none
                                        (0249) ;
                                        (0250) ;  RETURNS:
                                        (0251) ;     bRxData - returned in A.
                                        (0252) ;
                                        (0253) ;  SIDE EFFECTS: 
                                        (0254) ;    The A and X registers may be modified by this or future implementations
                                        (0255) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0256) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0257) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0258) ;    functions.
                                        (0259) ;
                                        (0260) ;  THEORY of OPERATION or PROCEDURE:
                                        (0261) ;
                                        (0262)  SPIM_1_bReadRxData:
                                        (0263) _SPIM_1_bReadRxData:
                                        (0264)  bSPIM_1_ReadRxData:
                                        (0265) _bSPIM_1_ReadRxData:
                                        (0266)    RAM_PROLOGUE RAM_USE_CLASS_1
0556: 5D 2A    MOV   A,REG[0x2A]        (0267)    mov A, REG[SPIM_1_RX_BUFFER_REG]
                                        (0268)    RAM_EPILOGUE RAM_USE_CLASS_1   
0558: 7F       RET                      (0269)    ret
                                        (0270) 
                                        (0271) 
                                        (0272) .ENDSECTION
                                        (0273) 
                                        (0274) .SECTION
                                        (0275) ;-----------------------------------------------------------------------------
                                        (0276) ;  FUNCTION NAME: SPIM_1_ReadStatus
                                        (0277) ;
                                        (0278) ;  DESCRIPTION:
                                        (0279) ;     Reads the SPIM Status bits in the Control/Status register.
                                        (0280) ;
                                        (0281) ;-----------------------------------------------------------------------------
                                        (0282) ;
                                        (0283) ;  ARGUMENTS:  none
                                        (0284) ;
                                        (0285) ;  RETURNS:
                                        (0286) ;     BYTE  bStatus - transmit status data.  Use the defined bit masks.
                                        (0287) ;        Returned in Accumulator.
                                        (0288) ;
                                        (0289) ;  SIDE EFFECTS: 
                                        (0290) ;    The A and X registers may be modified by this or future implementations
                                        (0291) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0292) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0293) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0294) ;    functions.
                                        (0295) ;
                                        (0296) ;  THEORY of OPERATION or PROCEDURE:
                                        (0297) ;     Read the status and control register.
                                        (0298) ;
                                        (0299)  SPIM_1_bReadStatus:
                                        (0300) _SPIM_1_bReadStatus:
                                        (0301)  bSPIM_1_ReadStatus:
                                        (0302) _bSPIM_1_ReadStatus:
                                        (0303)    RAM_PROLOGUE RAM_USE_CLASS_1
0559: 5D 2B    MOV   A,REG[0x2B]        (0304)    mov A,  REG[SPIM_1_CONTROL_REG]
                                        (0305)    RAM_EPILOGUE RAM_USE_CLASS_1   
055B: 7F       RET                      (0306)    ret
                                        (0307) 
                                        (0308) .ENDSECTION
                                        (0309) 
                                        (0310) ; End of File SPIM_1.asm
FILE: lib\sleeptimer_1int.asm           (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   SleepTimer_1INT.asm
                                        (0004) ;;  Version: 1.0, Updated on 2013/5/19 at 10:44:14
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  SleepTimer Interrupt Service Routine.
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "SleepTimer_1.inc"
                                        (0014) include "memory.inc"
                                        (0015) include "m8c.inc"
                                        (0016) 
                                        (0017) ;-----------------------------------------------
                                        (0018) ;  Global Symbols
                                        (0019) ;-----------------------------------------------
                                        (0020) export  _SleepTimer_1_ISR
                                        (0021) 
                                        (0022) 
                                        (0023) export  SleepTimer_1_fTick
                                        (0024) export _SleepTimer_1_fTick
                                        (0025) export  SleepTimer_1_bTimerValue
                                        (0026) export _SleepTimer_1_bTimerValue
                                        (0027) export  SleepTimer_1_bCountDown
                                        (0028) export _SleepTimer_1_bCountDown
                                        (0029) export  SleepTimer_1_TickCount
                                        (0030) export _SleepTimer_1_TickCount
                                        (0031) 
                                        (0032) ;-----------------------------------------------
                                        (0033) ; Variable Allocation
                                        (0034) ;-----------------------------------------------
                                        (0035) AREA InterruptRAM (RAM, REL, CON)
                                        (0036) 
                                        (0037)  SleepTimer_1_fTick:
                                        (0038) _SleepTimer_1_fTick:        BLK  1
                                        (0039) 
                                        (0040)  SleepTimer_1_bTimerValue:
                                        (0041) _SleepTimer_1_bTimerValue:  BLK  1
                                        (0042) 
                                        (0043)  SleepTimer_1_bCountDown:
                                        (0044) _SleepTimer_1_bCountDown:   BLK  1
                                        (0045) 
                                        (0046)  SleepTimer_1_TickCount:
                                        (0047) _SleepTimer_1_TickCount:    BLK  SleepTimer_1_TICK_CNTR_SIZE
                                        (0048) 
                                        (0049) 
                                        (0050) 
                                        (0051) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0052) ;---------------------------------------------------
                                        (0053) ; Insert your custom declarations below this banner
                                        (0054) ;---------------------------------------------------
                                        (0055) 
                                        (0056) ;------------------------
                                        (0057) ;  Includes
                                        (0058) ;------------------------
                                        (0059) 
                                        (0060) 
                                        (0061) ;------------------------
                                        (0062) ;  Constant Definitions
                                        (0063) ;------------------------
                                        (0064) 
                                        (0065) 
                                        (0066) ;------------------------
                                        (0067) ; Variable Allocation
                                        (0068) ;------------------------
                                        (0069) 
                                        (0070) 
                                        (0071) ;---------------------------------------------------
                                        (0072) ; Insert your custom declarations above this banner
                                        (0073) ;---------------------------------------------------
                                        (0074) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0075) 
                                        (0076) 
                                        (0077) AREA UserModules (ROM, REL, CON)
                                        (0078) 
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;  FUNCTION NAME: _SleepTimer_1_ISR
                                        (0081) ;
                                        (0082) ;  DESCRIPTION:
                                        (0083) ;      interrupt handler for instance SleepTimer_1.
                                        (0084) ;
                                        (0085) ;     This is a place holder function.  If the user requires use of an interrupt
                                        (0086) ;     handler for this function, then place code where specified.
                                        (0087) ;-----------------------------------------------------------------------------
                                        (0088) 
                                        (0089) _SleepTimer_1_ISR:
                                        (0090) 
055C: 2E 00 01 OR    [0x0],0x1          (0091)    or   [SleepTimer_1_fTick],0x01           ; Set tick flag
                                        (0092)  
                                        (0093)                                                 ; Decrement CountDown (Sync counter)
055F: 47 02 FF TST   [0x2],0xFF         (0094)    tst  [SleepTimer_1_bCountDown],0xFF
0562: A0 03    JZ    0x0566             (0095)    jz   .DoTimer
0564: 7A 02    DEC   [0x2]              (0096)    dec  [SleepTimer_1_bCountDown]
                                        (0097) 
                                        (0098) .DoTimer:                                       ; Decrement TimerValue, if required
0566: 47 01 FF TST   [0x1],0xFF         (0099)    tst  [SleepTimer_1_bTimerValue],0xFF
0569: A0 03    JZ    0x056D             (0100)    jz   .IncBigCounter
056B: 7A 01    DEC   [0x1]              (0101)    dec  [SleepTimer_1_bTimerValue]
                                        (0102) 
                                        (0103) .IncBigCounter:                                 ; Increment big tick counter
                                        (0104) IF (SleepTimer_1_TICK_CNTR_SIZE & 0x04)
                                        (0105)    inc  [SleepTimer_1_TickCount+3]
                                        (0106)    jnc  SleepTimer_1_SLEEP_ISR_END
                                        (0107) 
                                        (0108)    inc  [SleepTimer_1_TickCount+2]
                                        (0109)    jnc  SleepTimer_1_SLEEP_ISR_END
                                        (0110) ENDIF
                                        (0111) 
                                        (0112) IF (SleepTimer_1_TICK_CNTR_SIZE & (0x04|0x02))
                                        (0113)    inc  [SleepTimer_1_TickCount+1]
                                        (0114)    jnc  SleepTimer_1_SLEEP_ISR_END
                                        (0115) ENDIF
                                        (0116) 
056D: 76 03    INC   [0x3]              (0117)    inc  [SleepTimer_1_TickCount+0]
                                        (0118) 
                                        (0119) SleepTimer_1_SLEEP_ISR_END:
                                        (0120) 
                                        (0121)    ;@PSoC_UserCode_BODY_1@ (Do not change this line.)
                                        (0122)    ;---------------------------------------------------
                                        (0123)    ; Insert your custom assembly code below this banner
                                        (0124)    ;---------------------------------------------------
                                        (0125)    ;   NOTE: interrupt service routines must preserve
                                        (0126)    ;   the values of the A and X CPU registers.
                                        (0127)    
                                        (0128)    ;---------------------------------------------------
                                        (0129)    ; Insert your custom assembly code above this banner
                                        (0130)    ;---------------------------------------------------
                                        (0131)    
                                        (0132)    ;---------------------------------------------------
                                        (0133)    ; Insert a lcall to a C function below this banner
                                        (0134)    ; and un-comment the lines between these banners
                                        (0135)    ;---------------------------------------------------
                                        (0136)    
                                        (0137)    ;PRESERVE_CPU_CONTEXT
                                        (0138)    ;lcall _My_C_Function
                                        (0139)    ;RESTORE_CPU_CONTEXT
                                        (0140)    
                                        (0141)    ;---------------------------------------------------
                                        (0142)    ; Insert a lcall to a C function above this banner
                                        (0143)    ; and un-comment the lines between these banners
                                        (0144)    ;---------------------------------------------------
                                        (0145)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0146) 
056F: 7E       RETI                     (0147)    reti
                                        (0148) 
                                        (0149) ; end of file SleepTimer_1INT.asm
                                        (0150) 
FILE: lib\sleeptimer_1.asm              (0001) ;;*****************************************************************************
0570: 43 E0 40 OR    REG[0xE0],0x40     (0002) ;;*****************************************************************************
                                        (0003) ;;  Filename:   SleepTimer_1.asm
                                        (0004) ;;  Version: 1.0, Updated on 2013/5/19 at 10:44:14
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  SleepTimer User Module software implementation file for the
                                        (0008) ;;                22/24/27/29xxx families.
                                        (0009) ;;
                                        (0010) ;;
                                        (0011) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0012) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0013) ;;        This means it is the caller's responsibility to preserve any values
                                        (0014) ;;        in the X and A registers that are still needed after the API functions
                                        (0015) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0016) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0017) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0018) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0019) ;;-----------------------------------------------------------------------------
                                        (0020) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0021) ;;*****************************************************************************
                                        (0022) ;;*****************************************************************************
                                        (0023) 
                                        (0024) 
                                        (0025) include "m8c.inc"
                                        (0026) include "memory.inc"
                                        (0027) include "SleepTimer_1.inc"
                                        (0028) 
                                        (0029) ;-----------------------------------------------
                                        (0030) ;  Global Symbols
                                        (0031) ;-----------------------------------------------
                                        (0032) ;-------------------------------------------------------------------
                                        (0033) ;  Declare the functions global for both assembler and C compiler.
                                        (0034) ;
                                        (0035) ;  Note that there are two names for each API. First name is
                                        (0036) ;  assembler reference. Name with underscore is name reference for
                                        (0037) ;  C compiler.  Calling function in C source code does not require
                                        (0038) ;  the underscore.
                                        (0039) ;-------------------------------------------------------------------
                                        (0040) export  SleepTimer_1_EnableInt
                                        (0041) export _SleepTimer_1_EnableInt
                                        (0042) export  SleepTimer_1_DisableInt
                                        (0043) export _SleepTimer_1_DisableInt
                                        (0044) 
                                        (0045) export  SleepTimer_1_Start
                                        (0046) export _SleepTimer_1_Start
                                        (0047) export  SleepTimer_1_Stop
                                        (0048) export _SleepTimer_1_Stop
                                        (0049) 
                                        (0050) export  SleepTimer_1_TickWait
                                        (0051) export _SleepTimer_1_TickWait
                                        (0052) 
                                        (0053) export  SleepTimer_1_SyncWait
                                        (0054) export _SleepTimer_1_SyncWait
                                        (0055) 
                                        (0056) export  SleepTimer_1_SetInterval
                                        (0057) export _SleepTimer_1_SetInterval
                                        (0058) 	
                                        (0059) export  SleepTimer_1_bGetTickCntr
                                        (0060) export _SleepTimer_1_bGetTickCntr
                                        (0061) 
                                        (0062) export  SleepTimer_1_SetTimer
                                        (0063) export _SleepTimer_1_SetTimer
                                        (0064) 
                                        (0065) export  SleepTimer_1_bGetTimer
                                        (0066) export _SleepTimer_1_bGetTimer
                                        (0067) 
                                        (0068) IF(SleepTimer_1_TICK_CNTR_SIZE & (4|2))
                                        (0069) export  SleepTimer_1_iGetTickCntr
                                        (0070) export _SleepTimer_1_iGetTickCntr
                                        (0071) ENDIF
                                        (0072) 
                                        (0073) IF(SleepTimer_1_TICK_CNTR_SIZE & 4)
                                        (0074) export  SleepTimer_1_lGetTickCntr
                                        (0075) export _SleepTimer_1_lGetTickCntr
                                        (0076) ENDIF
                                        (0077) 
                                        (0078) 
                                        (0079) area text (ROM,REL)
                                        (0080) 
                                        (0081) ;-----------------------------------------------
                                        (0082) ;  EQUATES
                                        (0083) ;-----------------------------------------------
                                        (0084) 
                                        (0085) ; Counter LSB Offset if 4 byte tick counter
                                        (0086) IF(SleepTimer_1_TICK_CNTR_SIZE & 4)
                                        (0087) ST_LSB_OFFSET:   equ  3
                                        (0088) ENDIF
                                        (0089) 
                                        (0090) ; Counter LSB Offset if 2 byte tick counter
                                        (0091) IF(SleepTimer_1_TICK_CNTR_SIZE & 2)
                                        (0092) ST_LSB_OFFSET:   equ  1
                                        (0093) ENDIF
                                        (0094) 
                                        (0095) ; Counter LSB Offset if 1 byte tick counter
                                        (0096) IF(SleepTimer_1_TICK_CNTR_SIZE & 1)
                                        (0097) ST_LSB_OFFSET:   equ  0
                                        (0098) ENDIF
                                        (0099) 
                                        (0100) 
                                        (0101) area UserModules (ROM, REL, CON)
                                        (0102) 
                                        (0103) ;=============================================================================
                                        (0104) ;=============================================================================
                                        (0105) ;
                                        (0106) ;     Low-Level Commands
                                        (0107) ;
                                        (0108) ;=============================================================================
                                        (0109) ;=============================================================================
                                        (0110) 
                                        (0111) .SECTION
                                        (0112) ;-----------------------------------------------------------------------------
                                        (0113) ;  FUNCTION NAME: SleepTimer_1_EnableInt
                                        (0114) ;
                                        (0115) ;  DESCRIPTION:
                                        (0116) ;     Enables SleepTimer interrupts.
                                        (0117) ;-----------------------------------------------------------------------------
                                        (0118) ;
                                        (0119) ;  ARGUMENTS:
                                        (0120) ;     none.
                                        (0121) ;
                                        (0122) ;  RETURNS:
                                        (0123) ;     none.
                                        (0124) ;
                                        (0125) ;  SIDE EFFECTS:
                                        (0126) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0127) ;
                                        (0128) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0129) ;
                                        (0130)  SleepTimer_1_EnableInt:
                                        (0131) _SleepTimer_1_EnableInt:
                                        (0132)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0133)    M8C_EnableIntMask SleepTimer_1_INT_REG, SleepTimer_1_INT_MASK
                                        (0134)    RAM_EPILOGUE RAM_USE_CLASS_1
0573: 7F       RET                      (0135)    ret
0574: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0136) .ENDSECTION
                                        (0137) 
                                        (0138)     
                                        (0139) .SECTION
                                        (0140) ;-----------------------------------------------------------------------------
                                        (0141) ;  FUNCTION NAME: SleepTimer_1_DisableInt
                                        (0142) ;
                                        (0143) ;  DESCRIPTION:
                                        (0144) ;     Disables the sleep timer. 
                                        (0145) ;
                                        (0146) ;-----------------------------------------------------------------------------
                                        (0147) ;
                                        (0148) ;  ARGUMENTS:
                                        (0149) ;     none.
                                        (0150) ;
                                        (0151) ;  RETURNS:
                                        (0152) ;     none.
                                        (0153) ;
                                        (0154) ;  SIDE EFFECTS:
                                        (0155) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0156) ;
                                        (0157) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0158) ;
                                        (0159)  SleepTimer_1_DisableInt:
                                        (0160) _SleepTimer_1_DisableInt:
                                        (0161)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0162)    M8C_DisableIntMask SleepTimer_1_INT_REG, SleepTimer_1_INT_MASK
                                        (0163)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0164)    ret
                                        (0165) .ENDSECTION
                                        (0166) 
                                        (0167) 
                                        (0168) .SECTION
                                        (0169) ;-----------------------------------------------------------------------------
                                        (0170) ;  FUNCTION NAME: SleepTimer_1_Start()
                                        (0171) ;
                                        (0172) ;  DESCRIPTION:
                                        (0173) ;     Clears all the variables.  
                                        (0174) ;-----------------------------------------------------------------------------
                                        (0175) ;
                                        (0176) ;  ARGUMENTS:
                                        (0177) ;      none
                                        (0178) ;
                                        (0179) ;  RETURNS:
                                        (0180) ;     none.
                                        (0181) ;
                                        (0182) ;  SIDE EFFECTS;    
                                        (0183) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0184) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0185) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0186) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0187) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0188) ;          
                                        (0189) ;    Page Pointer Registers Modified: 
                                        (0190) ;          CUR_PP
                                        (0191) ;
                                        (0192) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0193) ;
                                        (0194)  SleepTimer_1_Start:
                                        (0195) _SleepTimer_1_Start:
                                        (0196)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0197)    RAM_SETPAGE_CUR >SleepTimer_1_fTick      
0577: 50 00    MOV   A,0x0              (0198)    mov  A,0
0579: 53 00    MOV   [0x0],A            (0199)    mov  [SleepTimer_1_fTick],A
057B: 53 01    MOV   [0x1],A            (0200)    mov  [SleepTimer_1_bTimerValue],A
057D: 53 02    MOV   [0x2],A            (0201)    mov  [SleepTimer_1_bCountDown],A
057F: 53 03    MOV   [0x3],A            (0202)    mov  [SleepTimer_1_TickCount + ST_LSB_OFFSET],A        ; Clear TickCount[0:7]
                                        (0203) IF(SleepTimer_1_TICK_CNTR_SIZE & (4|2))
                                        (0204)    mov  [SleepTimer_1_TickCount + ST_LSB_OFFSET - 1],A    ; Clear TickCount[8:15]
                                        (0205) ENDIF
                                        (0206) 
                                        (0207) 
                                        (0208) IF(SleepTimer_1_TICK_CNTR_SIZE & 4)
                                        (0209)    mov   [SleepTimer_1_TickCount + ST_LSB_OFFSET - 2],A    ; Clear TickCount[16:31]
                                        (0210)    mov   [SleepTimer_1_TickCount + ST_LSB_OFFSET - 3],A    
                                        (0211) ENDIF
                                        (0212) 
                                        (0213) 
                                        (0214)    RAM_EPILOGUE RAM_USE_CLASS_4
0581: 7F       RET                      (0215)    ret
0582: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0216) .ENDSECTION
                                        (0217) 
                                        (0218) 
                                        (0219) .SECTION
                                        (0220) ;-----------------------------------------------------------------------------
                                        (0221) ;  FUNCTION NAME: SleepTimer_1_Stop
                                        (0222) ;
                                        (0223) ;  DESCRIPTION:
                                        (0224) ;   This function does nothing at this time.  It is only here as a place 
                                        (0225) ;   holder.
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;
                                        (0228) ;  ARGUMENTS:
                                        (0229) ;     none.
                                        (0230) ;
                                        (0231) ;  RETURNS:
                                        (0232) ;     none.
                                        (0233) ;
                                        (0234) ;  SIDE EFFECTS:
                                        (0235) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0236) ;
                                        (0237) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0238) ;
                                        (0239)  SleepTimer_1_Stop:
                                        (0240) _SleepTimer_1_Stop:
                                        (0241)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0242)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0243)    ret
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: SleepTimer_1_SetInterval
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Sets sleep timer interval
                                        (0252) ;
                                        (0253) ;-----------------------------------------------------------------------------
                                        (0254) ;
                                        (0255) ;  ARGUMENTS:
                                        (0256) ;     A <= Timer setting
                                        (0257) ;
                                        (0258) ;  RETURNS:
                                        (0259) ;     none.
                                        (0260) ;
                                        (0261) ;  SIDE EFFECTS:
                                        (0262) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0263) ;
                                        (0264) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0265) ;
                                        (0266)  SleepTimer_1_SetInterval:
                                        (0267) _SleepTimer_1_SetInterval:
                                        (0268)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0269)    and  A,SleepTimer_1_CLOCK_MASK               ; Mask off invalid data
                                        (0270)    mov  X, SP
                                        (0271)    push A
                                        (0272)    M8C_SetBank1
                                        (0273)    mov  A, reg[OSC_CR0]                  ; Get current timer value
                                        (0274)    and  A,~SleepTimer_1_CLOCK_MASK   ; Zero out old timer value
                                        (0275)    or   A, [X]                           ; Set new timer values
                                        (0276)    mov  reg[OSC_CR0],A                   ; Write it
                                        (0277)    M8C_SetBank0
                                        (0278)    pop  A
                                        (0279)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0280)    ret
                                        (0281) .ENDSECTION
                                        (0282) 
                                        (0283) 
                                        (0284) .SECTION
                                        (0285) ;-----------------------------------------------------------------------------
                                        (0286) ;  FUNCTION NAME: SleepTimer_1_TickWait(BYTE bTicks)
                                        (0287) ;
                                        (0288) ;  DESCRIPTION:
                                        (0289) ;     Wait X Ticks and return
                                        (0290) ;
                                        (0291) ;-----------------------------------------------------------------------------
                                        (0292) ;
                                        (0293) ;  ARGUMENTS:
                                        (0294) ;     A <= Count down time
                                        (0295) ;
                                        (0296) ;  RETURNS:
                                        (0297) ;     none.
                                        (0298) ;
                                        (0299) ;  SIDE EFFECTS;    
                                        (0300) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0301) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0302) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0303) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0304) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0305) ;          
                                        (0306) ;    Page Pointer Registers Modified: 
                                        (0307) ;          CUR_PP
                                        (0308) ;
                                        (0309) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0310) ;
                                        (0311)  SleepTimer_1_TickWait:
                                        (0312) _SleepTimer_1_TickWait:
                                        (0313)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0314)    RAM_SETPAGE_CUR >SleepTimer_1_fTick      
0585: 55 00 00 MOV   [0x0],0x0          (0315)    mov   [SleepTimer_1_fTick],0x00          ; Clear tick flag
                                        (0316) 
                                        (0317) .WaitTick:
0588: 47 00 FF TST   [0x0],0xFF         (0318)    tst   [SleepTimer_1_fTick],0xFF          ; Check for tick 
058B: AF FC    JZ    0x0588             (0319)    jz    .WaitTick
058D: 55 00 00 MOV   [0x0],0x0          (0320)    mov   [SleepTimer_1_fTick],0x00          ; Clear tick flag
0590: 78       DEC   A                  (0321)    dec   A                                      ; Dec the timer variable
0591: BF F6    JNZ   0x0588             (0322)    jnz   .WaitTick                              ; Loop until we count down to zero
                                        (0323) 
                                        (0324)    RAM_EPILOGUE RAM_USE_CLASS_4
0593: 7F       RET                      (0325)    ret
                                        (0326) .ENDSECTION
                                        (0327) 
                                        (0328) 
                                        (0329) .SECTION
                                        (0330) ;-----------------------------------------------------------------------------
                                        (0331) ;  FUNCTION NAME: SleepTimer_1_SyncWait(BYTE bCounts, BYTE fMode)
                                        (0332) ;
                                        (0333) ;  DESCRIPTION:
                                        (0334) ;     This function resets the SyncWait timer.  If fMode = 0, the timer
                                        (0335) ;     is set to the new value then exits the function immediatly.  If fMode
                                        (0336) ;     is set to 1, the firmware waits for the timer to expire before the
                                        (0337) ;     timer is reset and and exits.
                                        (0338) ;
                                        (0339) ;-----------------------------------------------------------------------------
                                        (0340) ;
                                        (0341) ;  ARGUMENTS:
                                        (0342) ;     A <= tCounts to wait
                                        (0343) ;     X <= fMode    fMode = 0  Just reload the value, do not wait
                                        (0344) ;                   fMode = 1  Wait for last value to count down to zero
                                        (0345) ;                              then reload.
                                        (0346) ;
                                        (0347) ;  RETURNS:
                                        (0348) ;     none.
                                        (0349) ;
                                        (0350) ;  SIDE EFFECTS;    
                                        (0351) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0352) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0353) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0354) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0355) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0356) ;          
                                        (0357) ;    Page Pointer Registers Modified: 
                                        (0358) ;          CUR_PP
                                        (0359) ;
                                        (0360) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0361) ;
                                        (0362)  SleepTimer_1_SyncWait:
                                        (0363) _SleepTimer_1_SyncWait:
                                        (0364)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0365)    RAM_SETPAGE_CUR >SleepTimer_1_bCountDown
                                        (0366)    swap  A,X
                                        (0367)    AND   A,SleepTimer_1_FORCE_RELOAD
                                        (0368)    jnz   .ReloadIt
                                        (0369) 
                                        (0370) .WaitLoop:
                                        (0371)    tst   [SleepTimer_1_bCountDown],0xFF
                                        (0372)    jnz   .WaitLoop
                                        (0373) 
                                        (0374) 
                                        (0375) .ReloadIt:
                                        (0376)    swap  A,X
                                        (0377)    mov   [SleepTimer_1_bCountDown],A 
                                        (0378) 
                                        (0379)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0380)    ret
                                        (0381) .ENDSECTION
                                        (0382) 
                                        (0383) 
                                        (0384) 
                                        (0385) .SECTION
                                        (0386) ;-----------------------------------------------------------------------------
                                        (0387) ;  FUNCTION NAME: SleepTimer_1_bGetTickCntr
                                        (0388) ;
                                        (0389) ;  DESCRIPTION:
                                        (0390) ;     Returns the LSB of the tick Counter
                                        (0391) ;
                                        (0392) ;-----------------------------------------------------------------------------
                                        (0393) ;
                                        (0394) ;  ARGUMENTS:
                                        (0395) ;     none
                                        (0396) ;
                                        (0397) ;  RETURNS:
                                        (0398) ;     LSB of lTickCount
                                        (0399) ;
                                        (0400) ;  SIDE EFFECTS;    
                                        (0401) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0402) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0403) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0404) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0405) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0406) ;          
                                        (0407) ;    Page Pointer Registers Modified: 
                                        (0408) ;          CUR_PP
                                        (0409) ;
                                        (0410) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0411) ;
                                        (0412)  SleepTimer_1_bGetTickCntr:
                                        (0413) _SleepTimer_1_bGetTickCntr:
                                        (0414)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0415)    RAM_SETPAGE_CUR >SleepTimer_1_TickCount
                                        (0416)    mov   A,[SleepTimer_1_TickCount + ST_LSB_OFFSET]
                                        (0417)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0418)    ret
                                        (0419) .ENDSECTION
                                        (0420) 
                                        (0421) .SECTION
                                        (0422) ;-----------------------------------------------------------------------------
                                        (0423) ;  FUNCTION NAME: SleepTimer_1_SetTimer
                                        (0424) ;
                                        (0425) ;  DESCRIPTION:
                                        (0426) ;     Set timer with parameter in A
                                        (0427) ;
                                        (0428) ;-----------------------------------------------------------------------------
                                        (0429) ;
                                        (0430) ;  ARGUMENTS:
                                        (0431) ;     A => Value used to set Timer value
                                        (0432) ;
                                        (0433) ;  RETURNS:
                                        (0434) ;     None
                                        (0435) ;
                                        (0436) ;  SIDE EFFECTS;    
                                        (0437) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0438) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0439) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0440) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0441) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0442) ;          
                                        (0443) ;    Page Pointer Registers Modified: 
                                        (0444) ;          CUR_PP
                                        (0445) ;
                                        (0446) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0447) ;
                                        (0448)  SleepTimer_1_SetTimer:
                                        (0449) _SleepTimer_1_SetTimer:
                                        (0450)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0451)    RAM_SETPAGE_CUR >SleepTimer_1_TickCount
                                        (0452)    mov   [SleepTimer_1_bTimerValue],A
                                        (0453)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0454)    ret
                                        (0455) .ENDSECTION
                                        (0456) 
                                        (0457) .SECTION
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;  FUNCTION NAME: SleepTimer_1_bGetTimer
                                        (0460) ;
                                        (0461) ;  DESCRIPTION:
                                        (0462) ;     Returns timer value in A
                                        (0463) ;
                                        (0464) ;-----------------------------------------------------------------------------
                                        (0465) ;
                                        (0466) ;  ARGUMENTS:
                                        (0467) ;     None
                                        (0468) ;
                                        (0469) ;  RETURNS:
                                        (0470) ;     Return timer value in A
                                        (0471) ;
                                        (0472) ;  SIDE EFFECTS;    
                                        (0473) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0474) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0475) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0476) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0477) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0478) ;          
                                        (0479) ;    Page Pointer Registers Modified: 
                                        (0480) ;          CUR_PP
                                        (0481) ;
                                        (0482) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0483) ;
                                        (0484)  SleepTimer_1_bGetTimer:
                                        (0485) _SleepTimer_1_bGetTimer:
                                        (0486)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0487)    RAM_SETPAGE_CUR >SleepTimer_1_TickCount
                                        (0488)    mov   A,[SleepTimer_1_bTimerValue]
                                        (0489)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0490)    ret
                                        (0491) .ENDSECTION
                                        (0492) 
                                        (0493) IF(SleepTimer_1_TICK_CNTR_SIZE & (4|2))
                                        (0494) .SECTION
                                        (0495) ;-----------------------------------------------------------------------------
                                        (0496) ;  FUNCTION NAME: SleepTimer_1_iGetTickCntr
                                        (0497) ;
                                        (0498) ;  DESCRIPTION:
                                        (0499) ;     Returns the least significant 16 bits.
                                        (0500) ;
                                        (0501) ;-----------------------------------------------------------------------------
                                        (0502) ;
                                        (0503) ;  ARGUMENTS:
                                        (0504) ;     none
                                        (0505) ;
                                        (0506) ;  RETURNS:
                                        (0507) ;     (int)TickCount in A and X  
                                        (0508) ;     X  <= MSB
                                        (0509) ;     A  <= LSB
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS;    
                                        (0512) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0513) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0514) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0515) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0516) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0517) ;          
                                        (0518) ;    Page Pointer Registers Modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0522) ;
                                        (0523)  SleepTimer_1_iGetTickCntr:
                                        (0524) _SleepTimer_1_iGetTickCntr:
                                        (0525)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0526)    RAM_SETPAGE_CUR >SleepTimer_1_TickCount
                                        (0527)    ; Disable interrupt here
                                        (0528)    M8C_DisableIntMask SleepTimer_1_INT_REG, SleepTimer_1_INT_MASK
                                        (0529)    mov   A,[SleepTimer_1_TickCount + ST_LSB_OFFSET]    ; Place LSB in A
                                        (0530)    mov   X,[SleepTimer_1_TickCount + ST_LSB_OFFSET - 1]    ; Place MSB in X
                                        (0531)    M8C_EnableIntMask SleepTimer_1_INT_REG, SleepTimer_1_INT_MASK
                                        (0532)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0533)    ret
                                        (0534) .ENDSECTION
                                        (0535) ENDIF
                                        (0536) 
                                        (0537) IF(SleepTimer_1_TICK_CNTR_SIZE & 4)
                                        (0538) .SECTION
                                        (0539) ;-----------------------------------------------------------------------------
                                        (0540) ;  FUNCTION NAME: SleepTimer_1_lGetTickCntr
                                        (0541) ;
                                        (0542) ;  DESCRIPTION:
                                        (0543) ;     Returns a pointer to TickCount
                                        (0544) ;
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;
                                        (0547) ;  ARGUMENTS:
                                        (0548) ;     [A:X] => Pointer to 32 bit tick counter (X=LSB, A=MSB)
                                        (0549) ;
                                        (0550) ;  RETURNS:
                                        (0551) ;     Pointer to lTickCount
                                        (0552) ;
                                        (0553) ;  SIDE EFFECTS;    
                                        (0554) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0555) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0556) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0557) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0558) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0559) ;          
                                        (0560) ;    Page Pointer Registers Modified: 
                                        (0561) ;          CUR_PP
                                        (0562) ;
                                        (0563) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0564) ;
                                        (0565)  SleepTimer_1_lGetTickCntr:
                                        (0566) _SleepTimer_1_lGetTickCntr:
                                        (0567)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0568)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0569)    ; Disable interrupt here
                                        (0570)    M8C_DisableIntMask SleepTimer_1_INT_REG, SleepTimer_1_INT_MASK
                                        (0571)    RAM_SETPAGE_CUR >SleepTimer_1_TickCount
                                        (0572)    RAM_SETPAGE_IDX A
                                        (0573)    push  A
                                        (0574)    mov   A,[SleepTimer_1_TickCount + 0]
                                        (0575)    mov   [X + 0],A
                                        (0576)    mov   A,[SleepTimer_1_TickCount + 1]
                                        (0577)    mov   [X + 1],A
                                        (0578)    mov   A,[SleepTimer_1_TickCount + 2]
                                        (0579)    mov   [X + 2],A
                                        (0580)    mov   A,[SleepTimer_1_TickCount + 3]
                                        (0581)    mov   [X + 3],A
                                        (0582)    pop   A
                                        (0583)    
                                        (0584)    M8C_EnableIntMask SleepTimer_1_INT_REG, SleepTimer_1_INT_MASK
                                        (0585)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0586)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (0587)    ret
                                        (0588) .ENDSECTION
                                        (0589) ENDIF
                                        (0590) 
                                        (0591) 
                                        (0592) 
                                        (0593) 
                                        (0594) ; End of File SleepTimer_1.asm
FILE: lib\lcd_1.asm                     (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LCD_1.asm
                                        (0004) ;;  Version: 1.60, Updated on 2013/5/19 at 10:43:48
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LCD User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;; This set of functions is written for the common 2 and 4 line
                                        (0010) ;; LCDs that use the Hitachi HD44780A controller.
                                        (0011) ;;
                                        (0012) ;;  LCD connections to PSoC port
                                        (0013) ;;
                                        (0014) ;;    PX.0 ==> LCD D4
                                        (0015) ;;    PX.1 ==> LCD D5
                                        (0016) ;;    PX.2 ==> LCD D6
                                        (0017) ;;    PX.3 ==> LCD D7
                                        (0018) ;;    PX.4 ==> LCD E
                                        (0019) ;;    PX.5 ==> LCD RS
                                        (0020) ;;    PX.6 ==> LCD R/W
                                        (0021) ;;
                                        (0022) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0023) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0024) ;;        This means it is the caller's responsibility to preserve any values
                                        (0025) ;;        in the X and A registers that are still needed after the API functions
                                        (0026) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0027) ;;        responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0028) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0029) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0030) ;;-----------------------------------------------------------------------------
                                        (0031) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0032) ;;*****************************************************************************
                                        (0033) ;;*****************************************************************************
                                        (0034) 
                                        (0035) include "m8c.inc"
                                        (0036) include "memory.inc"
                                        (0037) include "LCD_1.inc"
                                        (0038) 
                                        (0039) ;-----------------------------------------------
                                        (0040) ;  Global Symbols
                                        (0041) ;-----------------------------------------------
                                        (0042) 
                                        (0043) export   LCD_1_Start
                                        (0044) export  _LCD_1_Start
                                        (0045) export   LCD_1_Init
                                        (0046) export  _LCD_1_Init
                                        (0047) 
                                        (0048) export   LCD_1_WriteData
                                        (0049) export  _LCD_1_WriteData
                                        (0050) 
                                        (0051) export   LCD_1_Control
                                        (0052) export  _LCD_1_Control
                                        (0053) 
                                        (0054) export  LCD_1_PrString
                                        (0055) export _LCD_1_PrString
                                        (0056) 
                                        (0057) export  LCD_1_PrCString
                                        (0058) export _LCD_1_PrCString
                                        (0059) 
                                        (0060) export  LCD_1_Position
                                        (0061) export _LCD_1_Position
                                        (0062) 
                                        (0063) export  LCD_1_PrHexByte
                                        (0064) export _LCD_1_PrHexByte
                                        (0065) 
                                        (0066) export  LCD_1_PrHexInt
                                        (0067) export _LCD_1_PrHexInt
                                        (0068) 
                                        (0069) export  LCD_1_Delay50uTimes
                                        (0070) export _LCD_1_Delay50uTimes
                                        (0071) 
                                        (0072) export  LCD_1_Delay50u
                                        (0073) export _LCD_1_Delay50u
                                        (0074) 
                                        (0075) ;-----------------------------------------------
                                        (0076) ; If bargraph functions not required, don't
                                        (0077) ; export the function names.
                                        (0078) ;-----------------------------------------------
                                        (0079) 
                                        (0080) IF (LCD_1_BARGRAPH_ENABLE)
                                        (0081) export  LCD_1_InitBG
                                        (0082) export _LCD_1_InitBG
                                        (0083) 
                                        (0084) export  LCD_1_InitVBG
                                        (0085) export _LCD_1_InitVBG
                                        (0086) 
                                        (0087) ; NOTE: The two functions,
                                        (0088) ;
                                        (0089) ;    LCD_1_DrawVBG and
                                        (0090) ;    LCD_1_DrawBG
                                        (0091) ;
                                        (0092) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                        (0093) ; fall into a special and rare case where the calling sequences specified
                                        (0094) ; by the two disciplines are incompatible. The fastcall16 versions are
                                        (0095) ; provided for both C and Assembly users in all memory models. The legacy
                                        (0096) ; fastcall16 versions are provided only to support existing small memory
                                        (0097) ; model assembly language code---they do not work in the large memory
                                        (0098) ; model.
                                        (0099) ;
                                        (0100) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                        (0101) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                        (0102) ; ** deprecated and their status is "No Further Maintenance".
                                        (0103) ;
                                        (0104) ; The fastcall16 versions of these functions are distinguished by a
                                        (0105) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                        (0106) ; in this comment) do not have the leading underscore. Details on the
                                        (0107) ; calling sequence to be used for fastcall16 are given in the user module
                                        (0108) ; datasheet.
                                        (0109) ;
                                        (0110) ; Fastcall16 versions:
                                        (0111) export _LCD_1_DrawVBG
                                        (0112) export _LCD_1_DrawBG
                                        (0113) 
                                        (0114) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0115) ; Legacy Fastcall versions:
                                        (0116) export  LCD_1_DrawVBG
                                        (0117) export  LCD_1_DrawBG
                                        (0118) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0119) 
                                        (0120) ENDIF  ; BARGRAPH_ENABLE
                                        (0121) 
                                        (0122) ;
                                        (0123) ; The following functions are deprecated and will be eliminated in a future
                                        (0124) ; version of PSoC Designer.
                                        (0125) ;
                                        (0126) export   LCD_1_Write_Data
                                        (0127) export  _LCD_1_Write_Data
                                        (0128) 
                                        (0129) 
                                        (0130) ;-----------------------------------------------
                                        (0131) ;  EQUATES
                                        (0132) ;-----------------------------------------------
                                        (0133) 
                                        (0134) LCD_1_Port:           equ    PRT0DR
                                        (0135) LCD_1_PortMode0:      equ    PRT0DM0
                                        (0136) LCD_1_PortMode1:      equ    PRT0DM1
                                        (0137) 
                                        (0138) LCD_1_E:              equ    10h
                                        (0139) LCD_1_RW:             equ    40h
                                        (0140) LCD_1_RS:             equ    20h
                                        (0141) 
                                        (0142) LCD_1_DATA_MASK:      equ    0Fh
                                        (0143) LCD_1_READY_BIT:      equ    08h
                                        (0144) 
                                        (0145) LCD_1_DATA_READ:      equ    ( LCD_1_E | LCD_1_RW | LCD_1_RS )
                                        (0146) LCD_1_CNTL_READ:      equ    ( LCD_1_E | LCD_1_RW )
                                        (0147) LCD_1_PORT_WRITE:     equ    7Fh
                                        (0148) LCD_1_PORT_MASK:      equ    7Fh
                                        (0149) 
                                        (0150) LCD_1_DISP_INC:       equ    03h
                                        (0151) LCD_1_DISP_OFF:       equ    08h
                                        (0152) LCD_1_DISP_ON:        equ    0Ch
                                        (0153) LCD_1_4BIT_2LINE:     equ    2Ch
                                        (0154) 
                                        (0155) 
                                        (0156) ;-----------------------------------------------
                                        (0157) ;      Bargraph definitions
                                        (0158) ;-----------------------------------------------
                                        (0159) 
                                        (0160) LCD_1_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                        (0161) LCD_1_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                        (0162) LCD_1_BG_COL_START:   equ     0     ; Always start in the left most column
                                        (0163) 
                                        (0164)                                   ; Offsets for 2x16, 2x20, 4x20
                                        (0165)                                   ; Change these values for a custom LCD
                                        (0166) 
                                        (0167) LCD_1_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                        (0168) LCD_1_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                        (0169) LCD_1_ROW3_OFFSET:    equ    94h    ; Address/command offset for row 1
                                        (0170) LCD_1_ROW4_OFFSET:    equ    D4h    ; Address/command offset for row 2
                                        (0171) 
                                        (0172) LCD_1_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                        (0173) LCD_1_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                        (0174) 
                                        (0175) LCD_1_CG_RAM_OFFSET:  equ    40h    ; Offset to character RAM
                                        (0176) 
                                        (0177) AREA UserModules (ROM, REL)
                                        (0178) 
                                        (0179) .SECTION
                                        (0180) ;-----------------------------------------------------------------------------
                                        (0181) ;  FUNCTION NAME: LCD_1_PrCString
                                        (0182) ;
                                        (0183) ;  DESCRIPTION:
                                        (0184) ;    Print constant (ROM) string to LCD
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;
                                        (0187) ;  ARGUMENTS:
                                        (0188) ;     A:X  Pointer to String
                                        (0189) ;          A contains MSB of string address
                                        (0190) ;          X contains LSB of string address
                                        (0191) ;
                                        (0192) ;  RETURNS:  none
                                        (0193) ;
                                        (0194) ;  SIDE EFFECTS:
                                        (0195) ;    The A and X registers may be modified by this or future implementations
                                        (0196) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0197) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0198) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0199) ;    functions.
                                        (0200) ;          
                                        (0201) ;    Currently only the page pointer registers listed below are modified: 
                                        (0202) ;          CUR_PP
                                        (0203) ;
                                        (0204)  LCD_1_PrCString:
                                        (0205) _LCD_1_PrCString:
                                        (0206)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0207)  .Loop_PrCString:
0594: 08       PUSH  A                  (0208)     push  A                            ; Store ROM pointer
0595: 10       PUSH  X                  (0209)     push  X
0596: 28       ROMX                     (0210)     romx                               ; Get character from ROM
0597: B0 04    JNZ   0x059C             (0211)     jnz   .LCD_PrCString_WR            ; print character and advance pointer
0599: 20       POP   X                  (0212)     pop   X                            ; Restore the stack
059A: 18       POP   A                  (0213)     pop   A
                                        (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
059B: 7F       RET                      (0215)     ret                                ; Return
                                        (0216) 
                                        (0217) .LCD_PrCString_WR:
059C: 90 3D    CALL  _LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data(0218)     call  LCD_1_WriteData              ; Write data to LCD
059E: 20       POP   X                  (0219)     pop   X                            ; Get ROM pointer
059F: 18       POP   A                  (0220)     pop   A
05A0: 75       INC   X                  (0221)     inc   X                            ; Inc LSB of pointer
05A1: DF F2    JNC   _SleepTimer_1_bGetTimer|_LCD_1_PrCString|_SleepTimer_1_SyncWait|_SleepTimer_1_SetTimer|LCD_1_PrCString|_SleepTimer_1_bGetTickCntr(0222)     jnc   .Loop_PrCString
05A3: 74       INC   A                  (0223)     inc   A                            ; Inc MSB of pointer if LSB overflow
05A4: 8F EF    JMP   _SleepTimer_1_bGetTimer|_LCD_1_PrCString|_SleepTimer_1_SyncWait|_SleepTimer_1_SetTimer|LCD_1_PrCString|_SleepTimer_1_bGetTickCntr(0224)     jmp   .Loop_PrCString
                                        (0225) 
                                        (0226) .ENDSECTION
                                        (0227) 
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  FUNCTION NAME: LCD_1_PrHexByte
                                        (0230) ;
                                        (0231) ;  DESCRIPTION:
                                        (0232) ;     Print a byte in Hex (two characters) to current LCD position
                                        (0233) ;
                                        (0234) ;-----------------------------------------------------------------------------
                                        (0235) ;
                                        (0236) ;  ARGUMENTS:
                                        (0237) ;     A  => (BYTE) Data/char to be printed
                                        (0238) ;
                                        (0239) ;  RETURNS: none
                                        (0240) ;
                                        (0241) ;  SIDE EFFECTS:
                                        (0242) ;    The A and X registers may be modified by this or future implementations
                                        (0243) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0244) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0245) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0246) ;    functions.
                                        (0247) ;          
                                        (0248) ;    Currently only the page pointer registers listed below are modified: 
                                        (0249) ;          CUR_PP
                                        (0250) ;
                                        (0251) .LITERAL
                                        (0252) LCD_1_HEX_STR::
                                        (0253)      DS    "0123456789ABCDEF"
                                        (0254) .ENDLITERAL
                                        (0255) .SECTION
                                        (0256) 
                                        (0257)  LCD_1_PrHexByte:
                                        (0258) _LCD_1_PrHexByte:
                                        (0259)     RAM_PROLOGUE RAM_USE_CLASS_1
05B6: 08       PUSH  A                  (0260)     push  A                            ; Save lower nibble
05B7: 67       ASR   A                  (0261)     asr   A                            ; Shift high nibble to right
05B8: 67       ASR   A                  (0262)     asr   A
05B9: 67       ASR   A                  (0263)     asr   A
05BA: 67       ASR   A                  (0264)     asr   A
05BB: 21 0F    AND   A,0xF              (0265)     and   A,0Fh                        ; Mask off nibble
05BD: FF E7    INDEX LCD_1_HEX_STR      (0266)     index LCD_1_HEX_STR                  ; Get Hex value
05BF: 90 1A    CALL  _LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data(0267)     call  LCD_1_WriteData              ; Write data to screen
05C1: 18       POP   A                  (0268)     pop   A                            ; Restore value
05C2: 21 0F    AND   A,0xF              (0269)     and   A,0Fh                        ; Mask off lower nibble
05C4: FF E0    INDEX LCD_1_HEX_STR      (0270)     index LCD_1_HEX_STR                  ; Get Hex value
05C6: 90 13    CALL  _LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data(0271)     call  LCD_1_WriteData              ; Write data to screen
                                        (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
05C8: 7F       RET                      (0273)     ret
05C9: 70 BF    AND   F,0xBF             
05CB: 60 D3    MOV   REG[0xD3],A        
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) .SECTION
                                        (0277) ;-----------------------------------------------------------------------------
                                        (0278) ;  FUNCTION NAME: LCD_1_PrHexInt
                                        (0279) ;
                                        (0280) ;  DESCRIPTION:
                                        (0281) ;     Print an Int in Hex (four characters) to current LCD position
                                        (0282) ;
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;
                                        (0285) ;  ARGUMENTS:
                                        (0286) ;     A:X Integer value
                                        (0287) ;         A  contains LSB of Int
                                        (0288) ;         X  contains MSB of Int
                                        (0289) ;
                                        (0290) ;  RETURNS: none
                                        (0291) ;
                                        (0292) ;  SIDE EFFECTS:
                                        (0293) ;    The A and X registers may be modified by this or future implementations
                                        (0294) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0295) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0296) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0297) ;    functions.
                                        (0298) ;          
                                        (0299) ;    Currently only the page pointer registers listed below are modified: 
                                        (0300) ;          CUR_PP
                                        (0301) ;
                                        (0302)  LCD_1_PrHexInt:
                                        (0303) _LCD_1_PrHexInt:
                                        (0304)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0305)     swap  A,X
                                        (0306)     call  LCD_1_PrHexByte              ; Print MSB
                                        (0307)     mov   A,X                          ; Move LSB into position
                                        (0308)     call  LCD_1_PrHexByte              ; Print LSB
                                        (0309)     RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0310)     ret
                                        (0311) .ENDSECTION
                                        (0312) 
                                        (0313) .SECTION
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  FUNCTION NAME: LCD_1_PrString
                                        (0316) ;
                                        (0317) ;  DESCRIPTION:
                                        (0318) ;     Print (RAM) ASCII string to LCD
                                        (0319) ;
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;
                                        (0322) ;  ARGUMENTS:
                                        (0323) ;     A:X contains pointer to string
                                        (0324) ;         X  contains LSB of string pointer
                                        (0325) ;         A  contains MSB or page of string pointer (not used at this time)
                                        (0326) ;
                                        (0327) ;  RETURNS:
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;          IDX_PP
                                        (0339) ;
                                        (0340) ;
                                        (0341)  LCD_1_PrString:
                                        (0342) _LCD_1_PrString:
                                        (0343)     RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0344)     RAM_SETPAGE_IDX A
                                        (0345)  .Loop_PrString:
05CD: 52 00    MOV   A,[X+0]            (0346)     mov   A,[X]                        ; Get value pointed to by X
05CF: A0 06    JZ    0x05D6             (0347)     jz    .End_LCD_PrString            ; Check for end of string
                                        (0348)     ;LCD_1_writeData is known not to modify X so no need to preserve
05D1: 90 08    CALL  _LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_WriteData|LCD_1_Write_Data(0349)     call  LCD_1_WriteData              ; Write data to screen
05D3: 75       INC   X                  (0350)     inc   X                            ; Advance pointer to next character
05D4: 8F F8    JMP   0x05CD             (0351)     jmp   .Loop_PrString               ; Go get next character
05D6: 70 3F    AND   F,0x3F             
05D8: 71 C0    OR    F,0xC0             
                                        (0352) .End_LCD_PrString:
                                        (0353)     RAM_EPILOGUE RAM_USE_CLASS_3
05DA: 7F       RET                      (0354)     ret
                                        (0355) .ENDSECTION
                                        (0356) 
                                        (0357) .SECTION
                                        (0358) ;-----------------------------------------------------------------------------
                                        (0359) ;  FUNCTION NAME: LCD_1_WriteData
                                        (0360) ;
                                        (0361) ;  DESCRIPTION:
                                        (0362) ;     Write a byte to the LCD's data register.
                                        (0363) ;
                                        (0364) ;-----------------------------------------------------------------------------
                                        (0365) ;
                                        (0366) ;  ARGUMENTS:
                                        (0367) ;    A contains byte to be written to LCD data register
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378) ;    Currently only the page pointer registers listed below are modified: 
                                        (0379) ;          CUR_PP
                                        (0380) ;
                                        (0381)  LCD_1_WriteData:
                                        (0382) _LCD_1_WriteData:
                                        (0383)  LCD_1_Write_Data:   ; Do not use
                                        (0384) _LCD_1_Write_Data:   ; Do not use
                                        (0385)     RAM_PROLOGUE RAM_USE_CLASS_1
05DB: 90 65    CALL  0x0642             (0386)     call  LCD_1_Check_Ready            ; Make sure controller is ready
                                        (0387)                                        ; A is preserved in LCD_1_Check_Ready
05DD: 08       PUSH  A                  (0388)     push  A                            ; Save copy of character
05DE: 67       ASR   A                  (0389)     asr   A                            ; Shift high nibble to right
05DF: 67       ASR   A                  (0390)     asr   A
05E0: 67       ASR   A                  (0391)     asr   A
05E1: 67       ASR   A                  (0392)     asr   A
05E2: 21 0F    AND   A,0xF              (0393)     and   A,0Fh                        ; Mask off high nibble
05E4: 90 3B    CALL  0x0621             (0394)     call  LCD_1_WDATA_Nibble           ; Write Upper nibble
05E6: 18       POP   A                  (0395)     pop   A                            ; Retrieve copy of character
05E7: 21 0F    AND   A,0xF              (0396)     and   A,0Fh                        ; Mask off high nibble
05E9: 40       NOP                      (0397)     nop
05EA: 40       NOP                      (0398)     nop
05EB: 40       NOP                      (0399)     nop
05EC: 90 33    CALL  0x0621             (0400)     call  LCD_1_WDATA_Nibble   ; Write Lower nibble
                                        (0401)     RAM_EPILOGUE RAM_USE_CLASS_1
05EE: 7F       RET                      (0402)     ret
                                        (0403) .ENDSECTION
                                        (0404) 
                                        (0405) .SECTION
                                        (0406) ;-----------------------------------------------------------------------------
                                        (0407) ;  FUNCTION NAME: LCD_1_Control
                                        (0408) ;
                                        (0409) ;  DESCRIPTION:
                                        (0410) ;     Write a byte to the LCD's control register.
                                        (0411) ;
                                        (0412) ;-----------------------------------------------------------------------------
                                        (0413) ;
                                        (0414) ;  ARGUMENTS:
                                        (0415) ;     A contains data to be written to LCD control register.
                                        (0416) ;
                                        (0417) ;  RETURNS: none
                                        (0418) ;
                                        (0419) ;  SIDE EFFECTS:
                                        (0420) ;    The A and X registers may be modified by this or future implementations
                                        (0421) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0422) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0423) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0424) ;    functions.
                                        (0425) ;          
                                        (0426) ;    Currently only the page pointer registers listed below are modified: 
                                        (0427) ;          CUR_PP
                                        (0428) ;
                                        (0429)  LCD_1_Control:
                                        (0430) _LCD_1_Control:
                                        (0431)     RAM_PROLOGUE RAM_USE_CLASS_1
05EF: 90 51    CALL  0x0642             (0432)     call  LCD_1_Check_Ready            ; Make sure controller is ready
                                        (0433)                                        ; A is preserved in LCD_1_Check_Ready
05F1: 08       PUSH  A                  (0434)     push  A                            ; Save copy of byte
05F2: 67       ASR   A                  (0435)     asr   A                            ; Shift Upper Nibble to right
05F3: 67       ASR   A                  (0436)     asr   A
05F4: 67       ASR   A                  (0437)     asr   A
05F5: 67       ASR   A                  (0438)     asr   A
05F6: 21 0F    AND   A,0xF              (0439)     and   A,0Fh                        ; Mask off, just in case
05F8: 90 09    CALL  0x0603             (0440)     call  LCD_1_WCNTL_Nibble           ; Write high nibble
05FA: 18       POP   A                  (0441)     pop   A                            ; Restore copy of byte
05FB: 21 0F    AND   A,0xF              (0442)     and   A,0Fh                        ; Mask off high nibble
05FD: 40       NOP                      (0443)     nop
05FE: 40       NOP                      (0444)     nop
05FF: 40       NOP                      (0445)     nop
0600: 90 01    CALL  0x0603             (0446)     call  LCD_1_WCNTL_Nibble             ; Write Lower nibble
                                        (0447)     RAM_EPILOGUE RAM_USE_CLASS_1
0602: 7F       RET                      (0448)     ret
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: LCD_1_WCNTL_Nibble
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;     Write a single nibble to the LCD's command register
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;     A[3:0]   Contains Nibble to be written to command register
                                        (0462) ;
                                        (0463) ;  RETURNS: none
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475)  LCD_1_WCNTL_Nibble:
                                        (0476)     RAM_PROLOGUE RAM_USE_CLASS_4
0603: 08       PUSH  A                  (0477)     push  A
0604: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0478)     RAM_SETPAGE_CUR >Port_0_Data_SHADE           ; Set CUR_PP to LCD variable address
0607: 26 04 80 AND   [0x4],0x80         (0479)     and   [Port_0_Data_SHADE],~LCD_1_PORT_MASK
060A: 51 04    MOV   A,[0x4]            (0480)     mov   A,[Port_0_Data_SHADE]
060C: 60 00    MOV   REG[0x0],A         (0481)     mov   reg[LCD_1_Port],A                      ; Reset control lines
                                        (0482) 
060E: 18       POP   A                  (0483)     pop   A
060F: 21 0F    AND   A,0xF              (0484)     and   A,LCD_1_DATA_MASK                      ; Make sure no bogus data in MSN
0611: 29 10    OR    A,0x10             (0485)     or    A,LCD_1_E                              ; Bring "E" Enable line high
0613: 2A 04    OR    A,[0x4]            (0486)     or    A,[Port_0_Data_SHADE]                  ; OR in bit 7 just
0615: 60 00    MOV   REG[0x0],A         (0487)     mov   reg[LCD_1_Port], A                     ; Write data
0617: 53 04    MOV   [0x4],A            (0488)     mov   [Port_0_Data_SHADE],A                  ; Keep shadow register in sync
0619: 40       NOP                      (0489)     nop
061A: 21 8F    AND   A,0x8F             (0490)     and   A,(~LCD_1_PORT_MASK|LCD_1_DATA_MASK)   ; Disable E signal and leave data on bus.
061C: 53 04    MOV   [0x4],A            (0491)     mov   [Port_0_Data_SHADE],A                  ; Keep shadow register in sync
061E: 60 00    MOV   REG[0x0],A         (0492)     mov   reg[LCD_1_Port],A
                                        (0493)     RAM_EPILOGUE RAM_USE_CLASS_4
0620: 7F       RET                      (0494)     ret
                                        (0495) .ENDSECTION
                                        (0496) 
                                        (0497) .SECTION
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;  FUNCTION NAME: LCD_1_WDATA_Nibble
                                        (0500) ;
                                        (0501) ;  DESCRIPTION:
                                        (0502) ;     Write a single nibble to the LCD's DATA register
                                        (0503) ;
                                        (0504) ;-----------------------------------------------------------------------------
                                        (0505) ;
                                        (0506) ;  ARGUMENTS:
                                        (0507) ;     A[3:0]   Contains Nibble to be written to data register
                                        (0508) ;
                                        (0509) ;  RETURNS: none
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS:
                                        (0512) ;    The A and X registers may be modified by this or future implementations
                                        (0513) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0514) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0515) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0516) ;    functions.
                                        (0517) ;          
                                        (0518) ;    Currently only the page pointer registers listed below are modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) LCD_1_WDATA_Nibble:
                                        (0522)     RAM_PROLOGUE RAM_USE_CLASS_4
0621: 08       PUSH  A                  (0523)     push  A
0622: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0524)     RAM_SETPAGE_CUR >Port_0_Data_SHADE          ; Set CUR_PP to LCD variable address
0625: 26 04 80 AND   [0x4],0x80         (0525)     and   [Port_0_Data_SHADE],~LCD_1_PORT_MASK
0628: 2E 04 20 OR    [0x4],0x20         (0526)     or    [Port_0_Data_SHADE],LCD_1_RS                ; Raise RS to signify a Data Write
062B: 51 04    MOV   A,[0x4]            (0527)     mov   A,[Port_0_Data_SHADE]
062D: 60 00    MOV   REG[0x0],A         (0528)     mov   reg[LCD_1_Port],A
                                        (0529) 
062F: 18       POP   A                  (0530)     pop   A
0630: 21 0F    AND   A,0xF              (0531)     and   A,LCD_1_DATA_MASK                           ; Make sure no bogus data in A[7:4]
0632: 29 30    OR    A,0x30             (0532)     or    A,(LCD_1_E | LCD_1_RS)                      ; Bring "E" Enable line high
0634: 2A 04    OR    A,[0x4]            (0533)     or    A,[Port_0_Data_SHADE]                       ; Keep shadow in sync
0636: 60 00    MOV   REG[0x0],A         (0534)     mov   reg[LCD_1_Port], A                            ; Write data
0638: 53 04    MOV   [0x4],A            (0535)     mov   [Port_0_Data_SHADE],A                       ; Keep shadow in sync
063A: 40       NOP                      (0536)     NOP
063B: 21 AF    AND   A,0xAF             (0537)     and   A,(~LCD_1_PORT_MASK|LCD_1_DATA_MASK|LCD_1_RS)  ; Disable E signal and leave Data on bus
063D: 53 04    MOV   [0x4],A            (0538)     mov   [Port_0_Data_SHADE],A                       ; keep shadow in sync
063F: 60 00    MOV   REG[0x0],A         (0539)     mov   reg[LCD_1_Port],A
                                        (0540)     RAM_EPILOGUE RAM_USE_CLASS_4
0641: 7F       RET                      (0541)     ret
                                        (0542) .ENDSECTION
                                        (0543) 
                                        (0544) .SECTION
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;  FUNCTION NAME: LCD_1_Check_Ready
                                        (0547) ;
                                        (0548) ;  DESCRIPTION:
                                        (0549) ;     Wait until LCD has completed last command.
                                        (0550) ;
                                        (0551) ;-----------------------------------------------------------------------------
                                        (0552) ;
                                        (0553) ;  ARGUMENTS: none
                                        (0554) ;
                                        (0555) ;  RETURNS: none
                                        (0556) ;
                                        (0557) ;  SIDE EFFECTS:
                                        (0558) ;    The A and X registers may be modified by this or future implementations
                                        (0559) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0560) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0561) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0562) ;    functions.
                                        (0563) ;          
                                        (0564) ;    Currently only the page pointer registers listed below are modified: 
                                        (0565) ;          CUR_PP
                                        (0566) ;
                                        (0567) ;     If LCD is not present, this routine may never return.
                                        (0568) ;
                                        (0569) LCD_1_Check_Ready:
                                        (0570)     RAM_PROLOGUE RAM_USE_CLASS_4
0642: 08       PUSH  A                  (0571)     push  A                                           ; Save Accumulator
0643: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0572)     RAM_SETPAGE_CUR >Port_0_Data_SHADE                ; Set CUR_PP to LCD variable address
0646: 26 04 80 AND   [0x4],0x80         (0573)     and   [Port_0_Data_SHADE],~LCD_1_PORT_MASK        ; Mask of all LCD bits
0649: 51 04    MOV   A,[0x4]            (0574)     mov   A,[Port_0_Data_SHADE]
064B: 60 00    MOV   REG[0x0],A         (0575)     mov   reg[LCD_1_Port],A                           ; Zero LCD port bits
                                        (0576) 
064D: 26 06 F0 AND   [0x6],0xF0         (0577)     and   [Port_0_DriveMode_0_SHADE],~LCD_1_DATA_MASK ; Clear out LCD mode bits.
0650: 51 06    MOV   A,[0x6]            (0578)     mov   A,[Port_0_DriveMode_0_SHADE]
0652: 71 10    OR    F,0x10             
                                        (0579)     M8C_SetBank1                                      ; Change port mode to read status
0654: 60 00    MOV   REG[0x0],A         (0580)     mov   reg[LCD_1_PortMode0],A                      ; Setup LCD Port for reading
0656: 70 EF    AND   F,0xEF             
                                        (0581)     M8C_SetBank0
                                        (0582) 
0658: 2E 04 40 OR    [0x4],0x40         (0583)     or    [Port_0_Data_SHADE],LCD_1_RW                ; Raise RW to signify Read operation
065B: 51 04    MOV   A,[0x4]            (0584)     mov   A,[Port_0_Data_SHADE]
065D: 60 00    MOV   REG[0x0],A         (0585)     mov   reg[LCD_1_Port],A
065F: 40       NOP                      (0586)     NOP
                                        (0587) 
0660: 10       PUSH  X                  (0588)     push  X							                            ; Save 'X' register
0661: 57 FF    MOV   X,0xFF             (0589)     mov   X,255                         			            ; 255 Attempts
                                        (0590) 
                                        (0591) .LCD_RDY_LOOP:
0663: 2E 04 50 OR    [0x4],0x50         (0592)     or    [Port_0_Data_SHADE], LCD_1_CNTL_READ                  ; Raise E to start cycle
0666: 51 04    MOV   A,[0x4]            (0593)     mov   A,[Port_0_Data_SHADE]
0668: 60 00    MOV   REG[0x0],A         (0594)     mov   reg[LCD_1_Port],A
                                        (0595) 
066A: 40       NOP                      (0596)     nop                                               ; Wait 2 nops to make sure data is ready
066B: 40       NOP                      (0597)     nop
066C: 5D 00    MOV   A,REG[0x0]         (0598)     mov   A,reg[LCD_1_Port]
                                        (0599) 
                                        (0600) ; The code below is used to work around the async read issue with the ICE with the 
                                        (0601) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                        (0602) ; errors.  It is not required when running without the ICE or when using any other 
                                        (0603) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                        (0604) ; the ICE_PORT_SYNC flag should be set to 0.
                                        (0605) IF(ICE_PORT_SYNC)                          
                                        (0606)     mov   reg[ 0xfa], A                    
                                        (0607)     mov   A, reg[0xfa]                     
                                        (0608) ENDIF   
                                        (0609)                                    
066E: 08       PUSH  A                  (0610)     push  A
066F: 26 04 C0 AND   [0x4],0xC0         (0611)     and   [Port_0_Data_SHADE],(~LCD_1_PORT_MASK | LCD_1_RW)     ; Lower E signal
0672: 51 04    MOV   A,[0x4]            (0612)     mov   A,[Port_0_Data_SHADE]
0674: 60 00    MOV   REG[0x0],A         (0613)     mov   reg[LCD_1_Port],A
                                        (0614) 
0676: 40       NOP                      (0615)     nop                                    ; Add delay for the slowest part and the
0677: 40       NOP                      (0616)     nop                                    ; fastest PSoC
0678: 40       NOP                      (0617)     nop
                                        (0618)                                                                 ; Get the LSBs
0679: 2E 04 50 OR    [0x4],0x50         (0619)     or    [Port_0_Data_SHADE],LCD_1_CNTL_READ                   ; Raise E to start cycle
067C: 51 04    MOV   A,[0x4]            (0620)     mov   A,[Port_0_Data_SHADE]
067E: 60 00    MOV   REG[0x0],A         (0621)     mov   reg[LCD_1_Port],A
                                        (0622) 
0680: 40       NOP                      (0623)     nop
0681: 40       NOP                      (0624)     nop
                                        (0625) 
0682: 26 04 C0 AND   [0x4],0xC0         (0626)     and   [Port_0_Data_SHADE],(~LCD_1_PORT_MASK | LCD_1_RW)     ; Lower E signal
0685: 51 04    MOV   A,[0x4]            (0627)     mov   A,[Port_0_Data_SHADE]
0687: 60 00    MOV   REG[0x0],A         (0628)     mov   reg[LCD_1_Port],A
                                        (0629) 
0689: 18       POP   A                  (0630)     pop   A
068A: 21 08    AND   A,0x8              (0631)     and   A,LCD_1_READY_BIT                                       ; Check busy
                                        (0632) 
068C: A0 04    JZ    0x0691             (0633)     jz    .UNLOCK
068E: 79       DEC   X                  (0634)     dec   X
068F: BF D3    JNZ   0x0663             (0635)     jnz   .LCD_RDY_LOOP                                         ; If LCD still busy, read again for 255 times
                                        (0636) .UNLOCK:
0691: 20       POP   X                  (0637)     pop   X							                            ; Restore 'X' register
                                        (0638) 
0692: 2E 06 7F OR    [0x6],0x7F         (0639)     or    [Port_0_DriveMode_0_SHADE],LCD_1_PORT_WRITE ; Revert Data bit to Write mode
0695: 51 06    MOV   A,[0x6]            (0640)     mov   A,[Port_0_DriveMode_0_SHADE]
0697: 71 10    OR    F,0x10             
                                        (0641)     M8C_SetBank1
0699: 60 00    MOV   REG[0x0],A         (0642)     mov   reg[LCD_1_PortMode0],A                      ; Setup LCD Port for writing
069B: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
069D: 18       POP   A                  (0644)     pop   A
                                        (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
069E: 7F       RET                      (0646)     ret
069F: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0647) .ENDSECTION
                                        (0648) 
                                        (0649) .SECTION
                                        (0650) ;-----------------------------------------------------------------------------
                                        (0651) ;  FUNCTION NAME: LCD_1_Start
                                        (0652) ;  FUNCTION NAME: LCD_1_Init
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:
                                        (0655) ;     Initialize LCD
                                        (0656) ;
                                        (0657) ;-----------------------------------------------------------------------------
                                        (0658) ;
                                        (0659) ;  ARGUMENTS: none
                                        (0660) ;
                                        (0661) ;  RETURNS: none
                                        (0662) ;
                                        (0663) ;  SIDE EFFECTS:
                                        (0664) ;    The A and X registers may be modified by this or future implementations
                                        (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0667) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0668) ;    functions.
                                        (0669) ;          
                                        (0670) ;    Currently only the page pointer registers listed below are modified: 
                                        (0671) ;          CUR_PP
                                        (0672) ;
                                        (0673) ;  THEORY of OPERATION or PROCEDURE:
                                        (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0675) ;    This initialization is a bit long, but it should work for
                                        (0676) ;    most 2 and 4 line LCDs.
                                        (0677) ;
                                        (0678)  LCD_1_Start:
                                        (0679) _LCD_1_Start:
                                        (0680)  LCD_1_Init:
                                        (0681) _LCD_1_Init:
                                        (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0683)     RAM_SETPAGE_CUR >Port_0_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                        (0684) 
06A2: 26 06 80 AND   [0x6],0x80         (0685)     and   [Port_0_DriveMode_0_SHADE],~LCD_1_PORT_MASK           ; Mask off LCD bits
06A5: 2E 06 7F OR    [0x6],0x7F         (0686)     or    [Port_0_DriveMode_0_SHADE],LCD_1_PORT_WRITE           ; Set LCD port for writing
06A8: 26 07 80 AND   [0x7],0x80         (0687)     and   [Port_0_DriveMode_1_SHADE],~LCD_1_PORT_MASK           ; Mask off LCD bits
                                        (0688) 
06AB: 51 06    MOV   A,[0x6]            (0689)     mov   A,[Port_0_DriveMode_0_SHADE]
06AD: 71 10    OR    F,0x10             
                                        (0690)     M8C_SetBank1
06AF: 60 00    MOV   REG[0x0],A         (0691)     mov   reg[LCD_1_PortMode0],A                                ; Setup LCD Port for writing
06B1: 51 07    MOV   A,[0x7]            (0692)     mov   A,[Port_0_DriveMode_1_SHADE]
06B3: 60 01    MOV   REG[0x1],A         (0693)     mov   reg[LCD_1_PortMode1],A
06B5: 70 EF    AND   F,0xEF             
                                        (0694)     M8C_SetBank0
                                        (0695) 
06B7: 50 FA    MOV   A,0xFA             (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
06B9: 90 67    CALL  _LCD_1_Delay50uTimes(0697)     call  LCD_1_Delay50uTimes
06BB: 50 FA    MOV   A,0xFA             (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
06BD: 90 63    CALL  _LCD_1_Delay50uTimes(0699)     call  LCD_1_Delay50uTimes
                                        (0700) 
06BF: 50 03    MOV   A,0x3              (0701)     mov   A,03h
06C1: 9F 40    CALL  0x0603             (0702)     call  LCD_1_WCNTL_Nibble
                                        (0703) 
06C3: 50 52    MOV   A,0x52             (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
06C5: 90 5B    CALL  _LCD_1_Delay50uTimes(0705)     call  LCD_1_Delay50uTimes
                                        (0706) 
06C7: 50 03    MOV   A,0x3              (0707)     mov   A,03h
06C9: 9F 38    CALL  0x0603             (0708)     call  LCD_1_WCNTL_Nibble
                                        (0709) 
06CB: 90 63    CALL  _LCD_1_Delay50u    (0710)     call  LCD_1_Delay50u
06CD: 90 61    CALL  _LCD_1_Delay50u    (0711)     call  LCD_1_Delay50u
06CF: 90 5F    CALL  _LCD_1_Delay50u    (0712)     call  LCD_1_Delay50u
                                        (0713) 
06D1: 50 03    MOV   A,0x3              (0714)     mov   A,03h
06D3: 9F 2E    CALL  0x0603             (0715)     call  LCD_1_WCNTL_Nibble
                                        (0716) 
06D5: 50 5A    MOV   A,0x5A             (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
06D7: 90 49    CALL  _LCD_1_Delay50uTimes(0718)     call  LCD_1_Delay50uTimes
                                        (0719) 
06D9: 50 02    MOV   A,0x2              (0720)     mov   A,02h
06DB: 9F 26    CALL  0x0603             (0721)     call  LCD_1_WCNTL_Nibble
                                        (0722) 
06DD: 50 5A    MOV   A,0x5A             (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
06DF: 90 41    CALL  _LCD_1_Delay50uTimes(0724)     call  LCD_1_Delay50uTimes
                                        (0725) 
06E1: 50 08    MOV   A,0x8              (0726)     mov   A,08h
06E3: 9F 0A    CALL  _LCD_1_Control     (0727)     call  LCD_1_Control
06E5: 50 5A    MOV   A,0x5A             (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
06E7: 90 39    CALL  _LCD_1_Delay50uTimes(0729)     call  LCD_1_Delay50uTimes
                                        (0730) 
06E9: 50 01    MOV   A,0x1              (0731)     mov   A,01h
06EB: 9F 02    CALL  _LCD_1_Control     (0732)     call  LCD_1_Control
06ED: 50 5A    MOV   A,0x5A             (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
06EF: 90 31    CALL  _LCD_1_Delay50uTimes(0734)     call  LCD_1_Delay50uTimes
                                        (0735) 
06F1: 50 06    MOV   A,0x6              (0736)     mov   A,06h
06F3: 9E FA    CALL  _LCD_1_Control     (0737)     call  LCD_1_Control
                                        (0738) 
06F5: 50 0E    MOV   A,0xE              (0739)     mov   A,0Eh
06F7: 9E F6    CALL  _LCD_1_Control     (0740)     call  LCD_1_Control
                                        (0741) 
06F9: 50 2C    MOV   A,0x2C             (0742)     mov   A,LCD_1_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
06FB: 9E F2    CALL  _LCD_1_Control     (0743)     call  LCD_1_Control
                                        (0744) 
06FD: 50 08    MOV   A,0x8              (0745)     mov   A,LCD_1_DISP_OFF
06FF: 9E EE    CALL  _LCD_1_Control     (0746)     call  LCD_1_Control
                                        (0747) 
0701: 50 0C    MOV   A,0xC              (0748)     mov   A,LCD_1_DISP_ON
0703: 9E EA    CALL  _LCD_1_Control     (0749)     call  LCD_1_Control
                                        (0750) 
0705: 50 03    MOV   A,0x3              (0751)     mov   A,LCD_1_DISP_INC
0707: 9E E6    CALL  _LCD_1_Control     (0752)     call  LCD_1_Control
                                        (0753) 
0709: 50 5A    MOV   A,0x5A             (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
070B: 90 15    CALL  _LCD_1_Delay50uTimes(0755)     call  LCD_1_Delay50uTimes
                                        (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
070D: 7F       RET                      (0757)     ret
                                        (0758) .ENDSECTION
                                        (0759) 
                                        (0760) ;-----------------------------------------------------------------------------
                                        (0761) ;  FUNCTION NAME: LCD_1_Position
                                        (0762) ;
                                        (0763) ;  DESCRIPTION:
                                        (0764) ;     Position Cursor at Row and Col location
                                        (0765) ;
                                        (0766) ;-----------------------------------------------------------------------------
                                        (0767) ;
                                        (0768) ;  ARGUMENTS:
                                        (0769) ;     A => Row  0 to 3
                                        (0770) ;     X => Col  0 to 39+
                                        (0771) ;
                                        (0772) ;  RETURNS:  none
                                        (0773) ;
                                        (0774) ;  SIDE EFFECTS:
                                        (0775) ;    The A and X registers may be modified by this or future implementations
                                        (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0778) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0779) ;    functions.
                                        (0780) ;
                                        (0781) .LITERAL
                                        (0782) LCD_1_ROW_OFFSET::
                                        (0783)      DB    LCD_1_ROW1_OFFSET, LCD_1_ROW2_OFFSET, LCD_1_ROW3_OFFSET, LCD_1_ROW4_OFFSET
                                        (0784) .ENDLITERAL
                                        (0785) 
                                        (0786) .SECTION
                                        (0787)  LCD_1_Position:
                                        (0788) _LCD_1_Position:
                                        (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
0712: 21 03    AND   A,0x3              (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
0714: 10       PUSH  X                  (0791)     push  X                            ; Store COL
0715: FF F7    INDEX LCD_1_ROW_OFFSET   (0792)     index LCD_1_ROW_OFFSET ; Get ROW memory offset from table
0717: 4F       MOV   X,SP               (0793)     mov   X,SP                         ; Get Stack pointer
0718: 03 FF    ADD   A,[X-1]            (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
071A: 20       POP   X                  (0795)     pop   X
                                        (0796) 
071B: 9E D2    CALL  _LCD_1_Control     (0797)     call  LCD_1_Control                ; Write control byte
071D: 70 3F    AND   F,0x3F             
071F: 71 C0    OR    F,0xC0             
                                        (0798)     RAM_EPILOGUE RAM_USE_CLASS_2
0721: 7F       RET                      (0799)     ret
                                        (0800) .ENDSECTION
                                        (0801) 
                                        (0802) .SECTION
                                        (0803) ;-----------------------------------------------------------------------------
                                        (0804) ;  FUNCTION NAME: LCD_1_Delay50uTimes
                                        (0805) ;
                                        (0806) ;  DESCRIPTION:
                                        (0807) ;     Delay increments of 50uSeconds
                                        (0808) ;
                                        (0809) ;-----------------------------------------------------------------------------
                                        (0810) ;
                                        (0811) ;  ARGUMENTS:
                                        (0812) ;     A contains the delay multiplier
                                        (0813) ;
                                        (0814) ;  RETURNS:
                                        (0815) ;
                                        (0816) ;  SIDE EFFECTS:
                                        (0817) ;    The A and X registers may be modified by this or future implementations
                                        (0818) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0819) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0820) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0821) ;    functions.
                                        (0822) ;
                                        (0823) ;
                                        (0824)  LCD_1_Delay50uTimes:
                                        (0825) _LCD_1_Delay50uTimes:
                                        (0826)     RAM_PROLOGUE RAM_USE_CLASS_1
0722: 90 0C    CALL  _LCD_1_Delay50u    (0827)     call  LCD_1_Delay50u
0724: 78       DEC   A                  (0828)     dec   A
0725: BF FC    JNZ   _LCD_1_Delay50uTimes(0829)     jnz   LCD_1_Delay50uTimes
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_1
0727: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) .ENDSECTION
                                        (0834) 
                                        (0835) ;-----------------------------------------------------------------------------
                                        (0836) ;  FUNCTION NAME: LCD_1_Delay50u
                                        (0837) ;
                                        (0838) ;  DESCRIPTION:
                                        (0839) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0840) ;     Slower clock frequencies the delay will be;
                                        (0841) ;           1.5
                                        (0842) ;        -------------- * 50uSec
                                        (0843) ;        clock_freq(MHz)
                                        (0844) ;
                                        (0845) ;
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS: none
                                        (0849) ;
                                        (0850) ;  RETURNS: none
                                        (0851) ;
                                        (0852) ;  SIDE EFFECTS:
                                        (0853) ;    The A and X registers may be modified by this or future implementations
                                        (0854) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0855) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0856) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0857) ;    functions.
                                        (0858) ;
                                        (0859) ;  THEORY of OPERATION or PROCEDURE:
                                        (0860) ;
                                        (0861) .LITERAL
                                        (0862)  LCD_1_Delay50u_Table::
                                        (0863)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0864) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0865) .ENDLITERAL
                                        (0866) .SECTION
                                        (0867) 
                                        (0868)   LCD_1_Delay50u:
                                        (0869)  _LCD_1_Delay50u:                      ; [11]  Call
                                        (0870)     RAM_PROLOGUE RAM_USE_CLASS_1
0730: 08       PUSH  A                  (0871)     push  A
0731: 71 10    OR    F,0x10             
                                        (0872)     M8C_SetBank1                         ; [4]
0733: 5D E0    MOV   A,REG[0xE0]        (0873)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
0735: 70 EF    AND   F,0xEF             
                                        (0874)     M8C_SetBank0                         ; [4]
0737: 21 07    AND   A,0x7              (0875)     and   A,07h                          ; [4] Mask off only the clock bits
0739: 39 05    CMP   A,0x5              (0876)     cmp   A,05h
073B: D0 06    JNC   0x0742             (0877)     jnc   .Delay50u_End
073D: FF E9    INDEX LCD_1_Delay50u_Table(0878)     index LCD_1_Delay50u_Table ; [13] Get delay value
                                        (0879) .Delay50u_Loop:                          ;
073F: 78       DEC   A                  (0880)     dec   A                              ; [4]
0740: BF FE    JNZ   0x073F             (0881)     jnz   .Delay50u_Loop                 ; [5]
                                        (0882) .Delay50u_End:
0742: 18       POP   A                  (0883)     pop   A
                                        (0884)     RAM_EPILOGUE RAM_USE_CLASS_1
0743: 7F       RET                      (0885)     ret
                                        (0886) .ENDSECTION
                                        (0887) 
                                        (0888) 
                                        (0889) ;-----------------------------------------------------------------------------
                                        (0890) ;      If bargraph is not enabled, the following functions are not required.
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) 
                                        (0893) IF (LCD_1_BARGRAPH_ENABLE)
                                        (0894) 
                                        (0895) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0896) .SECTION
                                        (0897) ;-----------------------------------------------------------------------------
                                        (0898) ;  FUNCTION NAME: LCD_1_DrawBG
                                        (0899) ;
                                        (0900) ;  DESCRIPTION:
                                        (0901) ;  This legacy fastcall version are provided only to support existing small
                                        (0902) ;  memory model assembly language code---it does not work in the large memory
                                        (0903) ;  model.
                                        (0904) ;
                                        (0905) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (0906) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (0907) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (0908) ;  ** function in assembly you should convert to _LCD_1_DrawVBG
                                        (0909) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (0910) ;
                                        (0911) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                        (0912) ;  is a legacy function that is intended to support existing Assembly
                                        (0913) ;  language programs that call this function.  This should not be used for
                                        (0914) ;  new code or with Large Memory Model programs.
                                        (0915) ;-----------------------------------------------------------------------------
                                        (0916) ;
                                        (0917) ;  LEGACY FASTCALL ARGUMENTS:
                                        (0918) ;    A    => Starting row for bargraph 0 to 3
                                        (0919) ;   [X]   => Starting Column for bargraph 0 to 39+
                                        (0920) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                        (0921) ;   [X-2] => Position of pointer in segments 5 times Length
                                        (0922) ;
                                        (0923) ;
                                        (0924) ;  RETURNS:  none
                                        (0925) ;
                                        (0926) ;  SIDE EFFECTS:
                                        (0927) ;    The A and X registers may be modified by this or future implementations
                                        (0928) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0929) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0930) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0931) ;    functions.
                                        (0932) ;
                                        (0933) ;    If LCD_1_Init is not called before this function, the
                                        (0934) ;    bargraph will not be drawn properly.
                                        (0935) ;
                                        (0936) ; Stack offset constants
                                        (0937) BG_COLX:       equ  0                   ; Stack position of Column
                                        (0938) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                        (0939) BG_LENGTHX:    equ -2                   ; Stack position of bargraph pointer position
                                        (0940) 
                                        (0941) 
                                        (0942) LCD_1_DrawBG:
                                        (0943)     push  X
                                        (0944)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
                                        (0945)     call  LCD_1_Position               ; Set cursor position
                                        (0946)     pop   X                             ; Restore pointer
                                        (0947) 
                                        (0948) .LCD_BG_LOOP1X:
                                        (0949)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
                                        (0950)     jnz   .LCD_CHECK1X
                                        (0951)     mov   A,00h                         ; Load empty character
                                        (0952)     jmp   .LCD_BG_DOITX                 ;
                                        (0953) 
                                        (0954) .LCD_CHECK1X:
                                        (0955)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
                                        (0956)     jnc   .LCD_CHECK2X                  ; Note yet, use full character
                                        (0957)     mov   A,[X+BG_LENGTHX]
                                        (0958)     sub   [X+BG_LENGTHX],A
                                        (0959)     jmp   .LCD_BG_DOITX
                                        (0960) 
                                        (0961) .LCD_CHECK2X:                           ; Put index to full character
                                        (0962)     mov   A, 06h
                                        (0963)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                        (0964) 
                                        (0965) .LCD_BG_DOITX:
                                        (0966)     call  LCD_1_WriteData              ; Display BG character
                                        (0967) 
                                        (0968)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
                                        (0969)     jnz   .LCD_BG_LOOP1X                ; Do it all over again
                                        (0970)     ret
                                        (0971) .ENDSECTION
                                        (0972) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0973) 
                                        (0974) .SECTION
                                        (0975) ;-----------------------------------------------------------------------------
                                        (0976) ;  FUNCTION NAME: LCD_1_DrawBG
                                        (0977) ;
                                        (0978) ;  DESCRIPTION:
                                        (0979) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                        (0980) ;
                                        (0981) ;
                                        (0982) ;-----------------------------------------------------------------------------
                                        (0983) ;
                                        (0984) ;  FASTCALL16 ARGUMENTS:
                                        (0985) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (0986) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                        (0987) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                        (0988) ;   [SP-6] => Position of pointer in segments 5 times Length
                                        (0989) ;
                                        (0990) ;
                                        (0991) ;  RETURNS:  none
                                        (0992) ;
                                        (0993) ;  SIDE EFFECTS:
                                        (0994) ;    The A and X registers may be modified by this or future implementations
                                        (0995) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0996) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0997) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0998) ;    functions.
                                        (0999) ;          
                                        (1000) ;    Currently only the page pointer registers listed below are modified: 
                                        (1001) ;          CUR_PP
                                        (1002) ;
                                        (1003) ;    If LCD_1_Init is not called before this function, the
                                        (1004) ;    bargraph will not be drawn properly.
                                        (1005) ;
                                        (1006) ; Stack offset constants
                                        (1007) BG_ROW:       equ -3
                                        (1008) BG_COL:       equ -4                   ; Stack position of Column
                                        (1009) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                        (1010) BG_LENGTH:    equ -6                   ; Stack position of bargraph pointer position
                                        (1011) 
                                        (1012) 
                                        (1013) _LCD_1_DrawBG:
                                        (1014)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1015)     mov   X, SP
                                        (1016)     push  X
                                        (1017)     mov   A,[X+BG_ROW]                 ; Row in A
                                        (1018)     mov   X,[X+BG_COL]                 ; Col in X
                                        (1019)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1020)     call  LCD_1_Position               ; Set cursor position
                                        (1021)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1022)     pop  X
                                        (1023) 
                                        (1024) .LCD_BG_LOOP1:
                                        (1025)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
                                        (1026)     jnz   .LCD_CHECK1
                                        (1027)     mov   A,00h                        ; Load empty character
                                        (1028)     jmp   .LCD_BG_DOIT                  ;
                                        (1029) 
                                        (1030) .LCD_CHECK1:
                                        (1031)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
                                        (1032)     jnc   .LCD_CHECK2                   ; Note yet, use full character
                                        (1033)     mov   A,[X+BG_LENGTH]
                                        (1034)     sub   [X+BG_LENGTH],A
                                        (1035)     jmp   .LCD_BG_DOIT
                                        (1036) 
                                        (1037) .LCD_CHECK2:                            ; Put index to full character
                                        (1038)     mov   A, 06h
                                        (1039)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                        (1040) 
                                        (1041) .LCD_BG_DOIT:
                                        (1042)     call  LCD_1_WriteData              ; Display BG character
                                        (1043) 
                                        (1044)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
                                        (1045)     jnz   .LCD_BG_LOOP1                 ; Do it all over again
                                        (1046)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1047)     ret
                                        (1048) .ENDSECTION
                                        (1049) 
                                        (1050) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1051) .SECTION
                                        (1052) ;-----------------------------------------------------------------------------
                                        (1053) ;  FUNCTION NAME: LCD_1_DrawVBG
                                        (1054) ;
                                        (1055) ;  DESCRIPTION:
                                        (1056) ;  This legacy fastcall version are provided only to support existing small
                                        (1057) ;  memory model assembly language code---it does not work in the large memory
                                        (1058) ;  model.
                                        (1059) ;
                                        (1060) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (1061) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (1062) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (1063) ;  ** function in assembly you should convert to _LCD_1_DrawVBG
                                        (1064) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (1065) ;
                                        (1066) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                        (1067) ;  is a legacy function that is intended to support existing Assembly
                                        (1068) ;  language programs that call this function.  This should not be used for
                                        (1069) ;  new code or with Large Memory Model programs.
                                        (1070) ;-----------------------------------------------------------------------------
                                        (1071) ;
                                        (1072) ;  LEGACY FASTCALL ARGUMENTS:
                                        (1073) ;    A    => Starting row for bargraph 0 to 3
                                        (1074) ;   [X]   => Starting Column for bargraph 0 to 40+
                                        (1075) ;   [x-1] => Height of bargraph in chars 1 - 4
                                        (1076) ;   [X-2] => Position of pointer in segments 8 times height
                                        (1077) ;  RETURNS:
                                        (1078) ;
                                        (1079) ;  SIDE EFFECTS:
                                        (1080) ;    The A and X registers may be modified by this or future implementations
                                        (1081) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1082) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1083) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1084) ;    functions.
                                        (1085) ;    
                                        (1086) ;    If LCD_1_Init is not called before this function, the
                                        (1087) ;    bargraph will not be drawn properly.
                                        (1088) ;
                                        (1089) ; Stack offset constants
                                        (1090) VBG_COLX:            equ  0
                                        (1091) VBG_CHAR_HEIGHTX:    equ -1
                                        (1092) VBG_SEG_HEIGHTX:     equ -2
                                        (1093) 
                                        (1094) LCD_1_DrawVBG:
                                        (1095) 
                                        (1096)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1097) .VBG_LOOPX:
                                        (1098)     push  A
                                        (1099)     index LCD_1_ROW_OFFSET  ; Get row offset
                                        (1100)     add   A,[X+VBG_COLX]                ; Add column offset to position
                                        (1101)     call  LCD_1_Control                ; Position Cursor
                                        (1102)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
                                        (1103)     jnz   .VBG_NZ_SEGX
                                        (1104)     mov   A,' '                        ; Load space character
                                        (1105)     jmp   .VBG_WRITE_CHARX
                                        (1106) .VBG_NZ_SEGX:
                                        (1107)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
                                        (1108)     jnc   .VBG_FULL_SEGX
                                        (1109)                                         ; Partial segment between 1 and 8
                                        (1110)     mov   A,[X+VBG_SEG_HEIGHTX]
                                        (1111)     dec   A
                                        (1112)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
                                        (1113)     jmp   .VBG_WRITE_CHARX
                                        (1114) 
                                        (1115) .VBG_FULL_SEGX:                          ; Bargaph
                                        (1116)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
                                        (1117)     mov   A,07h                        ; Load full segment
                                        (1118) 
                                        (1119) .VBG_WRITE_CHARX:                        ; Write character to display
                                        (1120)     call  LCD_1_WriteData              ; Write value
                                        (1121)     pop   A
                                        (1122)     dec   A
                                        (1123)     dec   [X+VBG_CHAR_HEIGHTX]
                                        (1124)     jnz   .VBG_LOOPX
                                        (1125)     ret
                                        (1126) .ENDSECTION
                                        (1127) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (1128) 
                                        (1129) .SECTION
                                        (1130) ;-----------------------------------------------------------------------------
                                        (1131) ;  FUNCTION NAME: LCD_1_DrawVBG
                                        (1132) ;
                                        (1133) ;  DESCRIPTION:
                                        (1134) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                        (1135) ;
                                        (1136) ;
                                        (1137) ;-----------------------------------------------------------------------------
                                        (1138) ;
                                        (1139) ;  FASTCALL16 ARGUMENTS:
                                        (1140) ;
                                        (1141) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (1142) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                        (1143) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                        (1144) ;   [SP-6] => Position of pointer in segments 8 times height
                                        (1145) ;  RETURNS:
                                        (1146) ;
                                        (1147) ;  SIDE EFFECTS:
                                        (1148) ;    The A and X registers may be modified by this or future implementations
                                        (1149) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1150) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1151) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1152) ;    functions.
                                        (1153) ;          
                                        (1154) ;    Currently only the page pointer registers listed below are modified: 
                                        (1155) ;          CUR_PP
                                        (1156) ;
                                        (1157) ;    If LCD_1_Init is not called before this function, the
                                        (1158) ;    bargraph will not be drawn properly.
                                        (1159) ;
                                        (1160) ; Stack offset constants
                                        (1161) VBG_ROW:        equ -3
                                        (1162) VBG_COL:            equ -4
                                        (1163) VBG_CHAR_HEIGHT:    equ -5
                                        (1164) VBG_SEG_HEIGHT:     equ -6
                                        (1165) 
                                        (1166) _LCD_1_DrawVBG:
                                        (1167)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1168)     mov   X, SP
                                        (1169)     mov   A, [X+VBG_ROW]
                                        (1170)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1171) .VBG_LOOP:
                                        (1172)     push  A
                                        (1173)     index LCD_1_ROW_OFFSET  ; Get row offset
                                        (1174)     add   A,[X+VBG_COL]                ; Add column offset to position
                                        (1175)     call  LCD_1_Control                ; Position Cursor
                                        (1176)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
                                        (1177)     jnz   .VBG_NZ_SEG
                                        (1178)     mov   A,' '                        ; Load space character
                                        (1179)     jmp   .VBG_WRITE_CHAR
                                        (1180) .VBG_NZ_SEG:
                                        (1181)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
                                        (1182)     jnc   .VBG_FULL_SEG
                                        (1183)                                        ; Partial segment between 1 and 8
                                        (1184)     mov   A,[X+VBG_SEG_HEIGHT]
                                        (1185)     dec   A
                                        (1186)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
                                        (1187)     jmp   .VBG_WRITE_CHAR
                                        (1188) 
                                        (1189) .VBG_FULL_SEG:                          ; Bargaph
                                        (1190)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
                                        (1191)     mov   A,07h                        ; Load full segment
                                        (1192) 
                                        (1193) .VBG_WRITE_CHAR:                        ; Write character to display
                                        (1194)     call  LCD_1_WriteData              ; Write value
                                        (1195)     pop   A
                                        (1196)     dec   A
                                        (1197)     dec   [X+VBG_CHAR_HEIGHT]
                                        (1198)     jnz   .VBG_LOOP
                                        (1199)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1200)     ret
                                        (1201) .ENDSECTION
                                        (1202) 
                                        (1203) .SECTION
                                        (1204) ;-----------------------------------------------------------------------------
                                        (1205) ;  FUNCTION NAME: LCD_1_InitVBG
                                        (1206) ;
                                        (1207) ;  DESCRIPTION:
                                        (1208) ;     Initialize the vertical bargraph characters.
                                        (1209) ;
                                        (1210) ;-----------------------------------------------------------------------------
                                        (1211) ;
                                        (1212) ;  ARGUMENTS:  none
                                        (1213) ;
                                        (1214) ;  RETURNS:  none
                                        (1215) ;
                                        (1216) ;  SIDE EFFECTS:
                                        (1217) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (1218) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1219) ;    at a time since they each require their own set of characters.
                                        (1220) ;
                                        (1221) ;  SIDE EFFECTS:
                                        (1222) ;    The A and X registers may be modified by this or future implementations
                                        (1223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1225) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1226) ;    functions.
                                        (1227) ;          
                                        (1228) ;    Currently only the page pointer registers listed below are modified: 
                                        (1229) ;          CUR_PP
                                        (1230) ;
                                        (1231) ; Stack offset constants
                                        (1232) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                        (1233) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                        (1234) 
                                        (1235)  LCD_1_InitVBG:
                                        (1236) _LCD_1_InitVBG:
                                        (1237)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1238)     mov   X,SP                         ; Get location of stack
                                        (1239)     push  A                            ; Create 2 locations
                                        (1240)     push  A
                                        (1241) 
                                        (1242)     mov   A,LCD_1_CG_RAM_OFFSET              ; Setup pointer
                                        (1243)     call  LCD_1_Control                ; Position the CG pointer
                                        (1244)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                        (1245) 
                                        (1246)  .VBG_Loop1:                            ; loop once for each 8 characters
                                        (1247)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                        (1248)  .VBG_Loop2:                            ; Loop once for each line in character (8 times)
                                        (1249)     mov   A,[X+VBGDATA_CTR]
                                        (1250)     cmp   A,[X+VBG_BYTES]
                                        (1251)     jnc   .VBG_SOLID
                                        (1252)     mov   A,00h                        ; Empty line
                                        (1253)     jmp   .VBG_Load                     ; Jump to load the bargraph
                                        (1254) .VBG_SOLID:
                                        (1255)     mov   A,FFh                        ; Load solid line
                                        (1256) .VBG_Load:
                                        (1257)     call  LCD_1_WriteData              ; character data
                                        (1258)     dec   [X+VBG_BYTES]                ; Dec byte counter
                                        (1259)     jnz   .VBG_Loop2                    ; End Loop 2
                                        (1260)     inc   [X+VBGDATA_CTR]
                                        (1261)     cmp   [X+VBGDATA_CTR],09h
                                        (1262)     jnz   .VBG_Loop1                    ; End Loop1
                                        (1263) 
                                        (1264)     pop  A
                                        (1265)     pop  A
                                        (1266)     mov  A,LCD_1_DISP_ON                    ; Turn on display, don't really
                                        (1267)     call LCD_1_Control                 ; need this.
                                        (1268)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1269)     ret
                                        (1270) .ENDSECTION
                                        (1271) 
                                        (1272) ;-----------------------------------------------------------------------------
                                        (1273) ;  FUNCTION NAME: LCD_1_InitBG
                                        (1274) ;
                                        (1275) ;  DESCRIPTION:
                                        (1276) ;     Initialize horizontal bargraph characters
                                        (1277) ;
                                        (1278) ;-----------------------------------------------------------------------------
                                        (1279) ;
                                        (1280) ;  ARGUMENTS:
                                        (1281) ;     A = type  0 = full                   |||||||||........
                                        (1282) ;               1 = single vertical line   ..........|......
                                        (1283) ;
                                        (1284) ;  RETURNS:
                                        (1285) ;
                                        (1286) ;  SIDE EFFECTS:
                                        (1287) ;    The A and X registers may be modified by this or future implementations
                                        (1288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1290) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1291) ;    functions.
                                        (1292) ;          
                                        (1293) ;    Currently only the page pointer registers listed below are modified: 
                                        (1294) ;          CUR_PP
                                        (1295) ;
                                        (1296) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1297) ;    at a time since they each require their own set of characters.
                                        (1298) ;
                                        (1299) ;  THEORY of OPERATION or PROCEDURE:
                                        (1300) ;    This function writes to the LCD character RAM to generate 8 custom
                                        (1301) ;    characters used to generated one of two horizontal bargraphs.
                                        (1302) ;
                                        (1303) .LITERAL
                                        (1304)  LCD_1_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                        (1305)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                        (1306)  LCD_1_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                        (1307)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                        (1308) .ENDLITERAL
                                        (1309) 
                                        (1310) .SECTION
                                        (1311) ; Stack offset constants
                                        (1312) BGDATA_PTR:   equ    00h               ; Stack offsets
                                        (1313) BGCHARS:      equ    01h
                                        (1314) BGTYPE:       equ    02h
                                        (1315) 
                                        (1316)  LCD_1_InitBG:
                                        (1317) _LCD_1_InitBG:
                                        (1318)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1319)     mov   X,SP                         ; Get location of stack
                                        (1320)     add   SP,3
                                        (1321)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                        (1322) 
                                        (1323)     mov   A,LCD_1_CG_RAM_OFFSET              ; Setup pointer
                                        (1324)     call  LCD_1_Control                ; Position the CG pointer
                                        (1325)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                        (1326) 
                                        (1327)  .BG_Loop1:
                                        (1328)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                        (1329)  .BG_Loop2:
                                        (1330)     mov   A,[X+BGDATA_PTR]
                                        (1331)     cmp   [X+BGTYPE],00h               ; Check which bargraph
                                        (1332)     jnz   .BG_OTHER
                                        (1333)     index LCD_1_BG_TYPE1
                                        (1334)     jmp   .BG_Load
                                        (1335)  .BG_OTHER:
                                        (1336)     index LCD_1_BG_TYPE2
                                        (1337)  .BG_Load:
                                        (1338)     call  LCD_1_WriteData
                                        (1339)     dec   [X+BGCHARS]                  ; Character builder counter
                                        (1340)     jnz   .BG_Loop2
                                        (1341)     inc   [X+BGDATA_PTR]               ; Advance to next character
                                        (1342)     cmp   [X+BGDATA_PTR],07h
                                        (1343)     jnz   .BG_Loop1
                                        (1344) 
                                        (1345)     add   SP,-3
                                        (1346)     mov   A,LCD_1_DISP_ON
                                        (1347)     call  LCD_1_Control
                                        (1348)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1349)     ret
                                        (1350) .ENDSECTION
                                        (1351) 
                                        (1352) ENDIF
                                        (1353) 
                                        (1354) ; End of File LCD_1.asm
FILE: lib\cs.asm                        (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   CS.asm
                                        (0004) ;;  Version: 1.40, Updated on 2013/5/19 at 10:43:48
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LED user module.
                                        (0008) ;;
                                        (0009) ;;
                                        (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0012) ;;        This means it is the caller's responsibility to preserve any values
                                        (0013) ;;        in the X and A registers that are still needed after the API functions
                                        (0014) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0015) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0016) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0017) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0018) ;;-----------------------------------------------------------------------------
                                        (0019) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0020) ;;*****************************************************************************
                                        (0021) ;;*****************************************************************************
                                        (0022) 
                                        (0023) include "CS.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) export _CS_Start
                                        (0027) export  CS_Start
                                        (0028) 
                                        (0029) export _CS_Stop
                                        (0030) export  CS_Stop
                                        (0031) 
                                        (0032) export _CS_On
                                        (0033) export  CS_On
                                        (0034) 
                                        (0035) export _CS_Off
                                        (0036) export  CS_Off
                                        (0037) 
                                        (0038) export _CS_Switch
                                        (0039) export  CS_Switch
                                        (0040) 
                                        (0041) export _CS_Invert
                                        (0042) export  CS_Invert
                                        (0043) 
                                        (0044) export _CS_GetState
                                        (0045) export  CS_GetState
                                        (0046) 
                                        (0047) 
                                        (0048) AREA UserModules (ROM, REL)
                                        (0049) 
                                        (0050) 
                                        (0051) .SECTION
                                        (0052) ;-----------------------------------------------------------------------------
                                        (0053) ;  FUNCTION NAME: CS_Start(void)
                                        (0054) ;  FUNCTION NAME: CS_Stop(void)
                                        (0055) ;
                                        (0056) ;  FUNCTION NAME: CS_Switch(void)
                                        (0057) ;
                                        (0058) ;  DESCRIPTION: ( Switch )
                                        (0059) ;     Turn LED on or off     
                                        (0060) ;
                                        (0061) ;  DESCRIPTION: ( Start, Stop )
                                        (0062) ;     Turn LED off                       
                                        (0063) ;
                                        (0064) ;-----------------------------------------------------------------------------
                                        (0065) ;
                                        (0066) ;  ARGUMENTS:  ( Switch )
                                        (0067) ;     A => If 0, turn off LED, if > 0 turn on LED
                                        (0068) ;
                                        (0069) ;  ARGUMENTS:  ( Start, Stop )
                                        (0070) ;      None
                                        (0071) ;
                                        (0072) ;  RETURNS:  none
                                        (0073) ;
                                        (0074) ;  SIDE EFFECTS:
                                        (0075) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0076) ;
                                        (0077) ;-----------------------------------------------------------------------------
                                        (0078) _CS_On:
                                        (0079)  CS_On:
0752: 50 01    MOV   A,0x1              (0080)    mov  A,0x01
0754: 80 03    JMP   _CS_Switch         (0081)    jmp  CS_Switch 
                                        (0082) 
                                        (0083) _CS_Start:
                                        (0084)  CS_Start:
                                        (0085) _CS_Stop:
                                        (0086)  CS_Stop:
                                        (0087) _CS_Off:
                                        (0088)  CS_Off:
0756: 50 00    MOV   A,0x0              (0089)    mov  A,0x00
0758: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0090) 
                                        (0091) _CS_Switch:
                                        (0092)  CS_Switch:
                                        (0093)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0094)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0095)    RAM_SETPAGE_CUR >Port_2_Data_SHADE
                                        (0096) 
075B: 29 00    OR    A,0x0              (0097)    or   A,0x00                                   ; Check mode
075D: A0 06    JZ    0x0764             (0098)    jz   .Turn_Off_LED
                                        (0099) 
                                        (0100) .Turn_On_LED:
                                        (0101) IF(0)                                            ; Active High Digit Drive
                                        (0102)    or   [Port_2_Data_SHADE],CS_PinMask
                                        (0103) ELSE                                             ; Active Low Digit Drive
075F: 26 05 F7 AND   [0x5],0xF7         (0104)    and  [Port_2_Data_SHADE],~CS_PinMask
                                        (0105) ENDIF
0762: 80 04    JMP   0x0767             (0106)    jmp  .Switch_LED
                                        (0107) 
                                        (0108) .Turn_Off_LED:
                                        (0109) IF(0)                      ; Active High Digit Drive
                                        (0110)    and  [Port_2_Data_SHADE],~CS_PinMask
                                        (0111) ELSE                              ; Active Low Digit Drive
0764: 2E 05 08 OR    [0x5],0x8          (0112)    or   [Port_2_Data_SHADE],CS_PinMask
                                        (0113) ENDIF
                                        (0114) 
                                        (0115) .Switch_LED:
0767: 51 05    MOV   A,[0x5]            (0116)    mov  A,[Port_2_Data_SHADE]
0769: 60 08    MOV   REG[0x8],A         (0117)    mov  reg[CS_PortDR],A
076B: 70 3F    AND   F,0x3F             
076D: 71 C0    OR    F,0xC0             
                                        (0118) 
                                        (0119)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0120)    RAM_EPILOGUE RAM_USE_CLASS_4
076F: 7F       RET                      (0121)    ret
                                        (0122) .ENDSECTION
                                        (0123) 
                                        (0124) 
                                        (0125) 
                                        (0126) .SECTION
                                        (0127) ;-----------------------------------------------------------------------------
                                        (0128) ;  FUNCTION NAME: CS_Invert(void)
                                        (0129) ;
                                        (0130) ;  DESCRIPTION:
                                        (0131) ;     Invert state of LED                               
                                        (0132) ;
                                        (0133) ;-----------------------------------------------------------------------------
                                        (0134) ;
                                        (0135) ;  ARGUMENTS: none
                                        (0136) ;
                                        (0137) ;  RETURNS:  none
                                        (0138) ;
                                        (0139) ;  SIDE EFFECTS:
                                        (0140) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0141) ;
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) _CS_Invert:
                                        (0144)  CS_Invert:
                                        (0145)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0146)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0147)    RAM_SETPAGE_CUR >Port_2_Data_SHADE
                                        (0148) 
                                        (0149)    xor  [Port_2_Data_SHADE],CS_PinMask
                                        (0150)    mov  A,[Port_2_Data_SHADE]
                                        (0151)    mov  reg[CS_PortDR],A
                                        (0152) 
                                        (0153)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0154)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0155)    ret
                                        (0156) .ENDSECTION
                                        (0157) 
                                        (0158) .SECTION
                                        (0159) ;-----------------------------------------------------------------------------
                                        (0160) ;  FUNCTION NAME: CS_GetState(void)
                                        (0161) ;
                                        (0162) ;  DESCRIPTION:
                                        (0163) ;     Get state of LED
                                        (0164) ;
                                        (0165) ;-----------------------------------------------------------------------------
                                        (0166) ;
                                        (0167) ;  ARGUMENTS: none
                                        (0168) ;
                                        (0169) ;  RETURNS:  
                                        (0170) ;    State of LED   1 = ON,  0 = OFF
                                        (0171) ;
                                        (0172) ;  SIDE EFFECTS:
                                        (0173) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0174) ;
                                        (0175) ;-----------------------------------------------------------------------------
                                        (0176) _CS_GetState:
                                        (0177)  CS_GetState:
                                        (0178)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0179)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0180)    RAM_SETPAGE_CUR >Port_2_Data_SHADE
                                        (0181) 
                                        (0182)    mov   A,[Port_2_Data_SHADE]         ; Get shade value
                                        (0183) IF(0)                                  ; Active High Digit Drive
                                        (0184)    // Nothing for now
                                        (0185) ELSE                                   ; Active Low Digit Drive
                                        (0186)    cpl   A                             ; Invert bit if Active low
                                        (0187) ENDIF
                                        (0188)    and   A,CS_PinMask                  ; Mask off the trash
                                        (0189)    jz    .End_LED_GS                   ; If zero, we're done
                                        (0190)    mov   A,0x01                        ; Return a 1 no mater what the mask is.
                                        (0191) 
                                        (0192) .End_LED_GS:
                                        (0193)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0194)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0195)    ret
                                        (0196) .ENDSECTION
FILE: C:\Users\ROBOTC~1\Dropbox\\program\PSoC\Designer\STEPPI~1\STEPPI~1\STEPPI~1\main.c
(0001) //----------------------------------------------------------------------------
(0002) // C main line
(0003) //----------------------------------------------------------------------------
(0004) 
(0005) #include <m8c.h>        // part specific constants and macros
(0006) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0007) #include <stdarg.h>
(0008) #include <stdio.h>
(0009) 
(0010) void LCD_print(char *str);
(0011) void LCD_cprint(const char *str);
(0012) 
(0013) BYTE SPI_transceiver(BYTE data);
(0014) 
(0015) #pragma interrupt_handler _SPIM_ISR
(0016) void _SPIM_ISR(void)
(0017) {
CS_GetState|CS_Invert|__UserModules_end|__text_start|__SPIM_ISR|__SPIM_ISR:
    0770: 71 C0    OR    F,0xC0
    0772: 08       PUSH  A
    0773: 5D D0    MOV   A,REG[0xD0]
    0775: 08       PUSH  A
    0776: 5D D3    MOV   A,REG[0xD3]
    0778: 08       PUSH  A
    0779: 5D D4    MOV   A,REG[0xD4]
    077B: 08       PUSH  A
    077C: 5D D5    MOV   A,REG[0xD5]
    077E: 08       PUSH  A
    077F: 62 D0 00 MOV   REG[0xD0],0x0
    0782: 51 4F    MOV   A,[__r0]
    0784: 08       PUSH  A
    0785: 51 4E    MOV   A,[__r1]
    0787: 08       PUSH  A
    0788: 51 4D    MOV   A,[__r2]
    078A: 08       PUSH  A
    078B: 51 4C    MOV   A,[__r3]
    078D: 08       PUSH  A
    078E: 51 4B    MOV   A,[__r4]
    0790: 08       PUSH  A
    0791: 51 4A    MOV   A,[__r5]
    0793: 08       PUSH  A
    0794: 51 49    MOV   A,[__r6]
    0796: 08       PUSH  A
    0797: 51 48    MOV   A,[__r7]
    0799: 08       PUSH  A
    079A: 51 47    MOV   A,[__r8]
    079C: 08       PUSH  A
    079D: 51 46    MOV   A,[__r9]
    079F: 08       PUSH  A
    07A0: 51 45    MOV   A,[__r10]
    07A2: 08       PUSH  A
    07A3: 51 44    MOV   A,[__r11]
    07A5: 08       PUSH  A
    07A6: 51 43    MOV   A,[__rX]
    07A8: 08       PUSH  A
    07A9: 51 42    MOV   A,[__rY]
    07AB: 08       PUSH  A
    07AC: 51 41    MOV   A,[__rZ]
    07AE: 08       PUSH  A
(0018) 	CS_Off();
    07AF: 10       PUSH  X
    07B0: 7C 07 56 LCALL _CS_Off|_CS_Start|_CS_Stop|CS_Start|CS_Stop
    07B3: 20       POP   X
    07B4: 62 D0 00 MOV   REG[0xD0],0x0
    07B7: 18       POP   A
    07B8: 53 41    MOV   [__rZ],A
    07BA: 18       POP   A
    07BB: 53 42    MOV   [__rY],A
    07BD: 18       POP   A
    07BE: 53 43    MOV   [__rX],A
    07C0: 18       POP   A
    07C1: 53 44    MOV   [__r11],A
    07C3: 18       POP   A
    07C4: 53 45    MOV   [__r10],A
    07C6: 18       POP   A
    07C7: 53 46    MOV   [__r9],A
    07C9: 18       POP   A
    07CA: 53 47    MOV   [__r8],A
    07CC: 18       POP   A
    07CD: 53 48    MOV   [__r7],A
    07CF: 18       POP   A
    07D0: 53 49    MOV   [__r6],A
    07D2: 18       POP   A
    07D3: 53 4A    MOV   [__r5],A
    07D5: 18       POP   A
    07D6: 53 4B    MOV   [__r4],A
    07D8: 18       POP   A
    07D9: 53 4C    MOV   [__r3],A
    07DB: 18       POP   A
    07DC: 53 4D    MOV   [__r2],A
    07DE: 18       POP   A
    07DF: 53 4E    MOV   [__r1],A
    07E1: 18       POP   A
    07E2: 53 4F    MOV   [__r0],A
    07E4: 18       POP   A
    07E5: 60 D5    MOV   REG[0xD5],A
    07E7: 18       POP   A
    07E8: 60 D4    MOV   REG[0xD4],A
    07EA: 18       POP   A
    07EB: 60 D3    MOV   REG[0xD3],A
    07ED: 18       POP   A
    07EE: 60 D0    MOV   REG[0xD0],A
    07F0: 18       POP   A
    07F1: 7E       RETI  
(0019) }
(0020) 
(0021) enum L6470_Register
(0022) {
(0023) 	ABS_POS = 1,
(0024) 	EL_POS,
(0025) 	MARK,
(0026) 	SPEED,
(0027) 	ACC,
(0028) 	DEC,
(0029) 	MAX_SPEED,
(0030) 	MIN_SPEED,
(0031) 	KVAL_HOLD,
(0032) 	KVAL_RUN,
(0033) 	KVAL_ACC,
(0034) 	KVAL_DEC,
(0035) 	INT_SPEED,
(0036) 	ST_SLP,
(0037) 	FN_SLP_ACC,
(0038) 	FN_SLP_DEC,
(0039) 	K_THERM,
(0040) 	ADC_OUT,
(0041) 	OCD_TH,
(0042) 	STALL_TH,
(0043) 	FS_SPD,
(0044) 	STEP_MODE,
(0045) 	ALARM_EN,
(0046) 	CONFIG,
(0047) 	STATUS,
(0048) };
(0049) 
(0050) /*
(0051) typedef struct
(0052) {
(0053) 	long ABS_POS : 22;
(0054) 	int EL_POS : 9;
(0055) 	long MARK : 22;
(0056) 	long SPEED : 20;
(0057) 	WORD ACC : 12;
(0058) 	WORD DEC : 12;
(0059) 	WORD MAX_SPEED : 10;
(0060) 	WORD MIN_SPEED : 13;
(0061) 	BYTE KVAL_HOLD;
(0062) 	BYTE KVAL_RUN;
(0063) 	BYTE KVAL_ACC;
(0064) 	BYTE KVAL_DEC;
(0065) 	WORD INT_SPEED : 14;
(0066) 	BYTE ST_SLP;
(0067) 	BYTE FN_SLP_ACC;
(0068) 	BYTE FN_SLP_DEC;
(0069) 	BYTE K_THERM : 4;
(0070) 	BYTE ADC_OUT : 5;
(0071) 	BYTE OCD_TH : 4;
(0072) 	BYTE STALL_TH : 7;
(0073) 	WORD FS_SPD : 10;
(0074) 	BYTE STEP_MODE;
(0075) 	BYTE ALARM_EN;
(0076) } L6470_REG;*/
(0077) 
(0078) void L6470_SetParam(BYTE param, ...)
(0079) {
_L6470_SetParam:
  i                    --> X+2
  ap                   --> X+0
  param                --> X-4
    07F2: 10       PUSH  X
    07F3: 4F       MOV   X,SP
    07F4: 38 03    ADD   SP,0x3
(0080) 	va_list ap;
(0081) 	va_start(ap, param);
    07F6: 62 D0 00 MOV   REG[0xD0],0x0
    07F9: 5A 4E    MOV   [__r1],X
    07FB: 16 4E 04 SUB   [__r1],0x4
    07FE: 51 4E    MOV   A,[__r1]
    0800: 54 01    MOV   [X+1],A
    0802: 56 00 07 MOV   [X+0],0x7
(0082) 	
(0083) 	if (param == KVAL_RUN || param == KVAL_ACC || param == KVAL_DEC || param == KVAL_HOLD || param == STEP_MODE)
    0805: 3D FC 0A CMP   [X-4],0xA
    0808: A0 15    JZ    0x081E
    080A: 3D FC 0B CMP   [X-4],0xB
    080D: A0 10    JZ    0x081E
    080F: 3D FC 0C CMP   [X-4],0xC
    0812: A0 0B    JZ    0x081E
    0814: 3D FC 09 CMP   [X-4],0x9
    0817: A0 06    JZ    0x081E
    0819: 3D FC 16 CMP   [X-4],0x16
    081C: B0 1E    JNZ   0x083B
(0084) 	{
(0085) 		BYTE i = va_arg(ap, BYTE);
    081E: 07 01 FF ADD   [X+1],0xFF
    0821: 0F 00 FF ADC   [X+0],0xFF
    0824: 7C 33 82 LCALL 0x3382
    0827: 54 02    MOV   [X+2],A
(0086) 		SPI_transceiver(param);
    0829: 52 FC    MOV   A,[X-4]
    082B: 08       PUSH  A
    082C: 92 91    CALL  _SPI_transceiver
    082E: 62 D0 00 MOV   REG[0xD0],0x0
(0087) 		SPI_transceiver(i);
    0831: 52 02    MOV   A,[X+2]
    0833: 08       PUSH  A
    0834: 92 89    CALL  _SPI_transceiver
    0836: 38 FE    ADD   SP,0xFE
    0838: 62 D0 00 MOV   REG[0xD0],0x0
(0088) 	}
(0089) 	
(0090) 	va_end(ap);
    083B: 38 FD    ADD   SP,0xFD
    083D: 20       POP   X
    083E: 7F       RET   
(0091) }
(0092) 
(0093) void L6470_Run(LONG speed)
(0094) {
_L6470_Run:
  speed                --> X-7
    083F: 10       PUSH  X
    0840: 4F       MOV   X,SP
(0095) 	if (speed < 0)
    0841: 52 FC    MOV   A,[X-4]
    0843: 11 00    SUB   A,0x0
    0845: 52 FB    MOV   A,[X-5]
    0847: 19 00    SBB   A,0x0
    0849: 52 FA    MOV   A,[X-6]
    084B: 19 00    SBB   A,0x0
    084D: 52 F9    MOV   A,[X-7]
    084F: 31 80    XOR   A,0x80
    0851: 19 80    SBB   A,0x80
    0853: D0 30    JNC   0x0884
(0096) 	{
(0097) 		SPI_transceiver(0x51);
    0855: 50 51    MOV   A,0x51
    0857: 08       PUSH  A
    0858: 92 65    CALL  _SPI_transceiver
    085A: 38 FF    ADD   SP,0xFF
    085C: 62 D0 00 MOV   REG[0xD0],0x0
(0098) 		speed *= -1;
    085F: 52 F9    MOV   A,[X-7]
    0861: 08       PUSH  A
    0862: 52 FA    MOV   A,[X-6]
    0864: 08       PUSH  A
    0865: 52 FB    MOV   A,[X-5]
    0867: 08       PUSH  A
    0868: 52 FC    MOV   A,[X-4]
    086A: 08       PUSH  A
    086B: 50 FF    MOV   A,0xFF
    086D: 08       PUSH  A
    086E: 08       PUSH  A
    086F: 08       PUSH  A
    0870: 08       PUSH  A
    0871: 7C 1C 5C LCALL 0x1C5C
    0874: 38 FC    ADD   SP,0xFC
    0876: 18       POP   A
    0877: 54 FC    MOV   [X-4],A
    0879: 18       POP   A
    087A: 54 FB    MOV   [X-5],A
    087C: 18       POP   A
    087D: 54 FA    MOV   [X-6],A
    087F: 18       POP   A
    0880: 54 F9    MOV   [X-7],A
(0099) 	}
    0882: 80 0B    JMP   0x088E
(0100) 	else
(0101) 		SPI_transceiver(0x50);
    0884: 50 50    MOV   A,0x50
    0886: 08       PUSH  A
    0887: 92 36    CALL  _SPI_transceiver
    0889: 38 FF    ADD   SP,0xFF
    088B: 62 D0 00 MOV   REG[0xD0],0x0
(0102) 	
(0103) 	SPI_transceiver((speed >> 16) & 0x0f);
    088E: 62 D0 00 MOV   REG[0xD0],0x0
    0891: 52 F9    MOV   A,[X-7]
    0893: 53 4F    MOV   [__r0],A
    0895: 52 FA    MOV   A,[X-6]
    0897: 53 4E    MOV   [__r1],A
    0899: 52 FB    MOV   A,[X-5]
    089B: 53 4D    MOV   [__r2],A
    089D: 52 FC    MOV   A,[X-4]
    089F: 53 4C    MOV   [__r3],A
    08A1: 50 10    MOV   A,0x10
    08A3: 7C 33 0D LCALL 0x330D
    08A6: 26 4C 0F AND   [__r3],0xF
    08A9: 51 4C    MOV   A,[__r3]
    08AB: 08       PUSH  A
    08AC: 92 11    CALL  _SPI_transceiver
    08AE: 38 FF    ADD   SP,0xFF
    08B0: 62 D0 00 MOV   REG[0xD0],0x0
(0104) 	SPI_transceiver((speed >> 8) & 0xff);
    08B3: 52 F9    MOV   A,[X-7]
    08B5: 53 4F    MOV   [__r0],A
    08B7: 52 FA    MOV   A,[X-6]
    08B9: 53 4E    MOV   [__r1],A
    08BB: 52 FB    MOV   A,[X-5]
    08BD: 53 4D    MOV   [__r2],A
    08BF: 52 FC    MOV   A,[X-4]
    08C1: 53 4C    MOV   [__r3],A
    08C3: 50 08    MOV   A,0x8
    08C5: 7C 33 0D LCALL 0x330D
    08C8: 51 4C    MOV   A,[__r3]
    08CA: 08       PUSH  A
    08CB: 91 F2    CALL  _SPI_transceiver
    08CD: 62 D0 00 MOV   REG[0xD0],0x0
(0105) 	SPI_transceiver(speed & 0xff);
    08D0: 52 FC    MOV   A,[X-4]
    08D2: 08       PUSH  A
    08D3: 91 EA    CALL  _SPI_transceiver
    08D5: 38 FE    ADD   SP,0xFE
    08D7: 62 D0 00 MOV   REG[0xD0],0x0
    08DA: 20       POP   X
    08DB: 7F       RET   
(0106) }
(0107) 
(0108) void main(void)
(0109) {
_main:
  str                  --> X+5
  str                  --> X+5
  i                    --> X+4
  j                    --> X+0
    08DC: 10       PUSH  X
    08DD: 4F       MOV   X,SP
    08DE: 38 16    ADD   SP,0x16
(0110) 	BYTE i = 0xff;
    08E0: 56 04 FF MOV   [X+4],0xFF
(0111) 	LONG j;
(0112) 	M8C_EnableGInt;
    08E3: 71 01    OR    F,0x1
(0113) 	
(0114) 	CS_Start();
    08E5: 10       PUSH  X
    08E6: 7C 07 56 LCALL _CS_Off|_CS_Start|_CS_Stop|CS_Start|CS_Stop
(0115) 	CS_Off();
    08E9: 7C 07 56 LCALL _CS_Off|_CS_Start|_CS_Stop|CS_Start|CS_Stop
(0116) 	
(0117) 	SPIM_1_EnableInt();
    08EC: 7C 05 4A LCALL _SPIM_1_EnableInt
(0118) 	SPIM_1_Start(SPIM_1_SPIM_MODE_0 | SPIM_1_SPIM_MSB_FIRST);
    08EF: 50 00    MOV   A,0x0
    08F1: 7C 05 4E LCALL _SPIM_1_Start|_SPIM_1_DisableInt|SPIM_1_Start
(0119) 	SPIM_1_SendTxData(0);
    08F4: 50 00    MOV   A,0x0
    08F6: 7C 05 53 LCALL SPIM_1_SendTxData|_SPIM_1_Stop|_SPIM_1_SendTxData
(0120) 	
(0121) 	SleepTimer_1_EnableInt();
    08F9: 7C 05 70 LCALL _SleepTimer_1_EnableInt
(0122) 	SleepTimer_1_Start();
    08FC: 7C 05 74 LCALL _SleepTimer_1_DisableInt|_SleepTimer_1_Start|SleepTimer_1_Start
(0123) 	
(0124) 	LCD_1_Start();
    08FF: 7C 06 9F LCALL LCD_1_Start|LCD_1_Init|_LCD_1_Init|_LCD_1_Start
    0902: 20       POP   X
(0125) 	LCD_cprint("PSoC Start");
    0903: 50 01    MOV   A,0x1
    0905: 08       PUSH  A
    0906: 50 DC    MOV   A,0xDC
    0908: 08       PUSH  A
    0909: 92 52    CALL  _LCD_cprint
(0126) 
(0127) 	LCD_cprint("Send Command");
    090B: 50 01    MOV   A,0x1
    090D: 08       PUSH  A
    090E: 50 CF    MOV   A,0xCF
    0910: 08       PUSH  A
    0911: 92 4A    CALL  _LCD_cprint
    0913: 38 FC    ADD   SP,0xFC
(0128) 	L6470_SetParam(KVAL_RUN, i);
    0915: 62 D0 00 MOV   REG[0xD0],0x0
    0918: 52 04    MOV   A,[X+4]
    091A: 53 4E    MOV   [__r1],A
    091C: 50 00    MOV   A,0x0
    091E: 08       PUSH  A
    091F: 51 4E    MOV   A,[__r1]
    0921: 08       PUSH  A
    0922: 50 0A    MOV   A,0xA
    0924: 08       PUSH  A
    0925: 9E CB    CALL  _L6470_SetParam
(0129) 	L6470_SetParam(KVAL_ACC, i);
    0927: 62 D0 00 MOV   REG[0xD0],0x0
    092A: 52 04    MOV   A,[X+4]
    092C: 53 4E    MOV   [__r1],A
    092E: 50 00    MOV   A,0x0
    0930: 08       PUSH  A
    0931: 51 4E    MOV   A,[__r1]
    0933: 08       PUSH  A
    0934: 50 0B    MOV   A,0xB
    0936: 08       PUSH  A
    0937: 9E B9    CALL  _L6470_SetParam
    0939: 38 FA    ADD   SP,0xFA
(0130) 	L6470_SetParam(KVAL_DEC, i);
    093B: 62 D0 00 MOV   REG[0xD0],0x0
    093E: 52 04    MOV   A,[X+4]
    0940: 53 4E    MOV   [__r1],A
    0942: 50 00    MOV   A,0x0
    0944: 08       PUSH  A
    0945: 51 4E    MOV   A,[__r1]
    0947: 08       PUSH  A
    0948: 50 0C    MOV   A,0xC
    094A: 08       PUSH  A
    094B: 9E A5    CALL  _L6470_SetParam
(0131) 	L6470_SetParam(KVAL_HOLD, i);
    094D: 62 D0 00 MOV   REG[0xD0],0x0
    0950: 52 04    MOV   A,[X+4]
    0952: 53 4E    MOV   [__r1],A
    0954: 50 00    MOV   A,0x0
    0956: 08       PUSH  A
    0957: 51 4E    MOV   A,[__r1]
    0959: 08       PUSH  A
    095A: 50 09    MOV   A,0x9
    095C: 08       PUSH  A
    095D: 9E 93    CALL  _L6470_SetParam
    095F: 38 FA    ADD   SP,0xFA
(0132) 	SPI_transceiver(0xa8);
    0961: 50 A8    MOV   A,0xA8
    0963: 08       PUSH  A
    0964: 91 59    CALL  _SPI_transceiver
    0966: 62 D0 00 MOV   REG[0xD0],0x0
(0133) 	i = 0x07;
    0969: 56 04 07 MOV   [X+4],0x7
(0134) 	L6470_SetParam(STEP_MODE, i);
    096C: 52 04    MOV   A,[X+4]
    096E: 53 4E    MOV   [__r1],A
    0970: 50 00    MOV   A,0x0
    0972: 08       PUSH  A
    0973: 51 4E    MOV   A,[__r1]
    0975: 08       PUSH  A
    0976: 50 16    MOV   A,0x16
    0978: 08       PUSH  A
    0979: 9E 77    CALL  _L6470_SetParam
    097B: 38 FC    ADD   SP,0xFC
(0135) 	
(0136) 	i = 128;
    097D: 56 04 80 MOV   [X+4],0x80
(0137) 	for (j = 0; j <= 30000; j += 5000)
    0980: 56 00 00 MOV   [X+0],0x0
    0983: 56 01 00 MOV   [X+1],0x0
    0986: 56 02 00 MOV   [X+2],0x0
    0989: 56 03 00 MOV   [X+3],0x0
(0138) 	{
(0139) 		char str[17] = {0};
    098C: 62 D0 00 MOV   REG[0xD0],0x0
    098F: 55 4E A0 MOV   [__r1],0xA0
    0992: 55 4F 01 MOV   [__r0],0x1
    0995: 5A 4C    MOV   [__r3],X
    0997: 06 4C 05 ADD   [__r3],0x5
    099A: 62 D5 07 MOV   REG[0xD5],0x7
    099D: 10       PUSH  X
    099E: 55 43 00 MOV   [__rX],0x0
    09A1: 51 4F    MOV   A,[__r0]
    09A3: 58 4E    MOV   X,[__r1]
    09A5: 08       PUSH  A
    09A6: 28       ROMX  
    09A7: 62 D0 00 MOV   REG[0xD0],0x0
    09AA: 3F 4C    MVI   [__r3],A
    09AC: 18       POP   A
    09AD: 75       INC   X
    09AE: 09 00    ADC   A,0x0
    09B0: 76 43    INC   [__rX]
    09B2: 3C 43 11 CMP   [__rX],0x11
    09B5: BF EF    JNZ   0x09A5
    09B7: 20       POP   X
(0140) 		L6470_Run(j);
    09B8: 52 00    MOV   A,[X+0]
    09BA: 08       PUSH  A
    09BB: 52 01    MOV   A,[X+1]
    09BD: 08       PUSH  A
    09BE: 52 02    MOV   A,[X+2]
    09C0: 08       PUSH  A
    09C1: 52 03    MOV   A,[X+3]
    09C3: 08       PUSH  A
    09C4: 9E 79    CALL  _L6470_Run
    09C6: 38 FC    ADD   SP,0xFC
(0141) 		csprintf(str, "%ld", j);
    09C8: 52 00    MOV   A,[X+0]
    09CA: 08       PUSH  A
    09CB: 52 01    MOV   A,[X+1]
    09CD: 08       PUSH  A
    09CE: 52 02    MOV   A,[X+2]
    09D0: 08       PUSH  A
    09D1: 52 03    MOV   A,[X+3]
    09D3: 08       PUSH  A
    09D4: 50 01    MOV   A,0x1
    09D6: 08       PUSH  A
    09D7: 50 CB    MOV   A,0xCB
    09D9: 08       PUSH  A
    09DA: 62 D0 00 MOV   REG[0xD0],0x0
    09DD: 5A 4E    MOV   [__r1],X
    09DF: 06 4E 05 ADD   [__r1],0x5
    09E2: 50 07    MOV   A,0x7
    09E4: 08       PUSH  A
    09E5: 51 4E    MOV   A,[__r1]
    09E7: 08       PUSH  A
    09E8: 7C 31 24 LCALL _csprintf
(0142) 		LCD_print(str);
    09EB: 62 D0 00 MOV   REG[0xD0],0x0
    09EE: 5A 4E    MOV   [__r1],X
    09F0: 06 4E 05 ADD   [__r1],0x5
    09F3: 50 07    MOV   A,0x7
    09F5: 08       PUSH  A
    09F6: 51 4E    MOV   A,[__r1]
    09F8: 08       PUSH  A
    09F9: 90 E9    CALL  _LCD_print
    09FB: 38 F6    ADD   SP,0xF6
(0143) 		SleepTimer_1_TickWait(i);
    09FD: 10       PUSH  X
    09FE: 52 04    MOV   A,[X+4]
    0A00: 7C 05 82 LCALL _SleepTimer_1_SetInterval|_SleepTimer_1_TickWait|SleepTimer_1_TickWait|_SleepTimer_1_Stop
    0A03: 20       POP   X
(0144) 	}
    0A04: 07 03 88 ADD   [X+3],0x88
    0A07: 0F 02 13 ADC   [X+2],0x13
    0A0A: 0F 01 00 ADC   [X+1],0x0
    0A0D: 0F 00 00 ADC   [X+0],0x0
    0A10: 50 30    MOV   A,0x30
    0A12: 13 03    SUB   A,[X+3]
    0A14: 50 75    MOV   A,0x75
    0A16: 1B 02    SBB   A,[X+2]
    0A18: 50 00    MOV   A,0x0
    0A1A: 1B 01    SBB   A,[X+1]
    0A1C: 52 00    MOV   A,[X+0]
    0A1E: 7C 31 EA LCALL 0x31EA
    0A21: DF 6A    JNC   0x098C
(0145) 	
(0146) 	i = 4;
    0A23: 56 04 04 MOV   [X+4],0x4
(0147) 	for (j = 30000; ; j++)
    0A26: 56 00 00 MOV   [X+0],0x0
    0A29: 56 01 00 MOV   [X+1],0x0
    0A2C: 56 02 75 MOV   [X+2],0x75
    0A2F: 56 03 30 MOV   [X+3],0x30
(0148) 	{
(0149) 		char str[17] = {0};
    0A32: 62 D0 00 MOV   REG[0xD0],0x0
    0A35: 55 4E B1 MOV   [__r1],0xB1
    0A38: 55 4F 01 MOV   [__r0],0x1
    0A3B: 5A 4C    MOV   [__r3],X
    0A3D: 06 4C 05 ADD   [__r3],0x5
    0A40: 62 D5 07 MOV   REG[0xD5],0x7
    0A43: 10       PUSH  X
    0A44: 55 43 00 MOV   [__rX],0x0
    0A47: 51 4F    MOV   A,[__r0]
    0A49: 58 4E    MOV   X,[__r1]
    0A4B: 08       PUSH  A
    0A4C: 28       ROMX  
    0A4D: 62 D0 00 MOV   REG[0xD0],0x0
    0A50: 3F 4C    MVI   [__r3],A
    0A52: 18       POP   A
    0A53: 75       INC   X
    0A54: 09 00    ADC   A,0x0
    0A56: 76 43    INC   [__rX]
    0A58: 3C 43 11 CMP   [__rX],0x11
    0A5B: BF EF    JNZ   0x0A4B
    0A5D: 20       POP   X
(0150) 		L6470_Run(j);
    0A5E: 52 00    MOV   A,[X+0]
    0A60: 08       PUSH  A
    0A61: 52 01    MOV   A,[X+1]
    0A63: 08       PUSH  A
    0A64: 52 02    MOV   A,[X+2]
    0A66: 08       PUSH  A
    0A67: 52 03    MOV   A,[X+3]
    0A69: 08       PUSH  A
    0A6A: 9D D3    CALL  _L6470_Run
    0A6C: 38 FC    ADD   SP,0xFC
(0151) 		csprintf(str, "%ld", j);
    0A6E: 52 00    MOV   A,[X+0]
    0A70: 08       PUSH  A
    0A71: 52 01    MOV   A,[X+1]
    0A73: 08       PUSH  A
    0A74: 52 02    MOV   A,[X+2]
    0A76: 08       PUSH  A
    0A77: 52 03    MOV   A,[X+3]
    0A79: 08       PUSH  A
    0A7A: 50 01    MOV   A,0x1
    0A7C: 08       PUSH  A
    0A7D: 50 CB    MOV   A,0xCB
    0A7F: 08       PUSH  A
    0A80: 62 D0 00 MOV   REG[0xD0],0x0
    0A83: 5A 4E    MOV   [__r1],X
    0A85: 06 4E 05 ADD   [__r1],0x5
    0A88: 50 07    MOV   A,0x7
    0A8A: 08       PUSH  A
    0A8B: 51 4E    MOV   A,[__r1]
    0A8D: 08       PUSH  A
    0A8E: 7C 31 24 LCALL _csprintf
(0152) 		LCD_print(str);
    0A91: 62 D0 00 MOV   REG[0xD0],0x0
    0A94: 5A 4E    MOV   [__r1],X
    0A96: 06 4E 05 ADD   [__r1],0x5
    0A99: 50 07    MOV   A,0x7
    0A9B: 08       PUSH  A
    0A9C: 51 4E    MOV   A,[__r1]
    0A9E: 08       PUSH  A
    0A9F: 90 43    CALL  _LCD_print
    0AA1: 38 F6    ADD   SP,0xF6
(0153) 		SleepTimer_1_TickWait(i);
    0AA3: 10       PUSH  X
    0AA4: 52 04    MOV   A,[X+4]
    0AA6: 7C 05 82 LCALL _SleepTimer_1_SetInterval|_SleepTimer_1_TickWait|SleepTimer_1_TickWait|_SleepTimer_1_Stop
    0AA9: 20       POP   X
(0154) 	}
    0AAA: 07 03 01 ADD   [X+3],0x1
    0AAD: 0F 02 00 ADC   [X+2],0x0
    0AB0: 0F 01 00 ADC   [X+1],0x0
    0AB3: 0F 00 00 ADC   [X+0],0x0
    0AB6: 8F 7B    JMP   0x0A32
(0155) 	
(0156) 	LCD_cprint("Complete");
(0157) 	while (1);
    0AB8: 8F FF    JMP   0x0AB8
    0ABA: 38 EA    ADD   SP,0xEA
    0ABC: 20       POP   X
    0ABD: 8F FF    JMP   0x0ABD
(0158) }
(0159) 
(0160) 
(0161) BYTE SPI_transceiver(BYTE data)
(0162) {
_SPI_transceiver:
  data                 --> X-4
    0ABF: 10       PUSH  X
    0AC0: 4F       MOV   X,SP
(0163) 	while (!(SPIM_1_bReadStatus() & SPIM_1_SPIM_SPI_COMPLETE));
    0AC1: 10       PUSH  X
    0AC2: 7C 05 59 LCALL _SPIM_1_bReadStatus|_bSPIM_1_ReadStatus|bSPIM_1_ReadStatus
    0AC5: 20       POP   X
    0AC6: 62 D0 00 MOV   REG[0xD0],0x0
    0AC9: 53 4F    MOV   [__r0],A
    0ACB: 47 4F 20 TST   [__r0],0x20
    0ACE: AF F2    JZ    0x0AC1
(0164) 	CS_On();
    0AD0: 10       PUSH  X
    0AD1: 7C 07 52 LCALL _CS_On|_LCD_1_InitBG
    0AD4: 20       POP   X
(0165) 	SPIM_1_SendTxData(data);
    0AD5: 10       PUSH  X
    0AD6: 52 FC    MOV   A,[X-4]
    0AD8: 7C 05 53 LCALL SPIM_1_SendTxData|_SPIM_1_Stop|_SPIM_1_SendTxData
(0166) 	return SPIM_1_bReadRxData();
    0ADB: 7C 05 56 LCALL _SPIM_1_bReadRxData|bSPIM_1_ReadRxData|_bSPIM_1_ReadRxData
    0ADE: 20       POP   X
    0ADF: 62 D0 00 MOV   REG[0xD0],0x0
    0AE2: 20       POP   X
    0AE3: 7F       RET   
(0167) }
(0168) 
(0169) 
(0170) 
(0171) char lcdStr[17] = {0};
(0172) 
(0173) void LCD_print(char *str)
(0174) {
_LCD_print:
  i                    --> X+0
  str                  --> X-5
    0AE4: 10       PUSH  X
    0AE5: 4F       MOV   X,SP
    0AE6: 38 01    ADD   SP,0x1
(0175) 	BYTE i;
(0176) 	LCD_1_Control(LCD_1_DISP_CLEAR_HOME);
    0AE8: 10       PUSH  X
    0AE9: 50 01    MOV   A,0x1
    0AEB: 7C 05 EF LCALL _LCD_1_Control
(0177) 	LCD_1_Delay50uTimes(10);
    0AEE: 50 0A    MOV   A,0xA
    0AF0: 7C 07 22 LCALL _LCD_1_Delay50uTimes
    0AF3: 20       POP   X
(0178) 	LCD_1_PrString(str);
    0AF4: 10       PUSH  X
    0AF5: 52 FB    MOV   A,[X-5]
    0AF7: 08       PUSH  A
    0AF8: 52 FC    MOV   A,[X-4]
    0AFA: 5C       MOV   X,A
    0AFB: 18       POP   A
    0AFC: 7C 05 C9 LCALL _LCD_1_PrString|_LCD_1_PrHexInt
(0179) 	LCD_1_Position(1, 0);
    0AFF: 57 00    MOV   X,0x0
    0B01: 50 01    MOV   A,0x1
    0B03: 7C 07 12 LCALL _LCD_1_Position
(0180) 	LCD_1_PrString(lcdStr);
    0B06: 50 00    MOV   A,0x0
    0B08: 08       PUSH  A
    0B09: 50 21    MOV   A,0x21
    0B0B: 5C       MOV   X,A
    0B0C: 18       POP   A
    0B0D: 7C 05 C9 LCALL _LCD_1_PrString|_LCD_1_PrHexInt
    0B10: 20       POP   X
(0181) 	for (i = 0; i < sizeof(lcdStr); i++)
    0B11: 56 00 00 MOV   [X+0],0x0
    0B14: 80 3F    JMP   0x0B54
(0182) 	{
(0183) 		lcdStr[i] = str[i];
    0B16: 62 D0 00 MOV   REG[0xD0],0x0
    0B19: 52 00    MOV   A,[X+0]
    0B1B: 53 4E    MOV   [__r1],A
    0B1D: 55 4F 00 MOV   [__r0],0x0
    0B20: 7C 32 28 LCALL 0x3228
    0B23: 60 D4    MOV   REG[0xD4],A
    0B25: 3E 4E    MVI   A,[__r1]
    0B27: 53 4F    MOV   [__r0],A
    0B29: 52 00    MOV   A,[X+0]
    0B2B: 53 4C    MOV   [__r3],A
    0B2D: 55 4D 00 MOV   [__r2],0x0
    0B30: 06 4C 21 ADD   [__r3],0x21
    0B33: 0E 4D 00 ADC   [__r2],0x0
    0B36: 51 4D    MOV   A,[__r2]
    0B38: 60 D5    MOV   REG[0xD5],A
    0B3A: 51 4F    MOV   A,[__r0]
    0B3C: 3F 4C    MVI   [__r3],A
(0184) 		if (str[i] == 0)
    0B3E: 52 00    MOV   A,[X+0]
    0B40: 53 4E    MOV   [__r1],A
    0B42: 55 4F 00 MOV   [__r0],0x0
    0B45: 7C 32 28 LCALL 0x3228
    0B48: 60 D4    MOV   REG[0xD4],A
    0B4A: 3E 4E    MVI   A,[__r1]
    0B4C: 39 00    CMP   A,0x0
    0B4E: B0 03    JNZ   0x0B52
(0185) 			break;
    0B50: 80 08    JMP   0x0B59
(0186) 	}
    0B52: 77 00    INC   [X+0]
    0B54: 3D 00 11 CMP   [X+0],0x11
    0B57: CF BE    JC    0x0B16
    0B59: 38 FF    ADD   SP,0xFF
    0B5B: 20       POP   X
    0B5C: 7F       RET   
(0187) }
(0188) 
(0189) void LCD_cprint(const char *str)
(0190) {
_LCD_cprint:
  i                    --> X+0
  str                  --> X-5
    0B5D: 10       PUSH  X
    0B5E: 4F       MOV   X,SP
    0B5F: 38 01    ADD   SP,0x1
(0191) 	BYTE i;
(0192) 	LCD_1_Control(LCD_1_DISP_CLEAR_HOME);
    0B61: 10       PUSH  X
    0B62: 50 01    MOV   A,0x1
    0B64: 7C 05 EF LCALL _LCD_1_Control
(0193) 	LCD_1_Delay50uTimes(10);
    0B67: 50 0A    MOV   A,0xA
    0B69: 7C 07 22 LCALL _LCD_1_Delay50uTimes
    0B6C: 20       POP   X
(0194) 	LCD_1_PrCString(str);
    0B6D: 10       PUSH  X
    0B6E: 52 FB    MOV   A,[X-5]
    0B70: 08       PUSH  A
    0B71: 52 FC    MOV   A,[X-4]
    0B73: 5C       MOV   X,A
    0B74: 18       POP   A
    0B75: 7C 05 94 LCALL _SleepTimer_1_bGetTimer|_LCD_1_PrCString|_SleepTimer_1_SyncWait|_SleepTimer_1_SetTimer|LCD_1_PrCString|_SleepTimer_1_bGetTickCntr
(0195) 	LCD_1_Position(1, 0);
    0B78: 57 00    MOV   X,0x0
    0B7A: 50 01    MOV   A,0x1
    0B7C: 7C 07 12 LCALL _LCD_1_Position
(0196) 	LCD_1_PrString(lcdStr);
    0B7F: 50 00    MOV   A,0x0
    0B81: 08       PUSH  A
    0B82: 50 21    MOV   A,0x21
    0B84: 5C       MOV   X,A
    0B85: 18       POP   A
    0B86: 7C 05 C9 LCALL _LCD_1_PrString|_LCD_1_PrHexInt
    0B89: 20       POP   X
(0197) 	for (i = 0; i < sizeof(lcdStr); i++)
    0B8A: 56 00 00 MOV   [X+0],0x0
    0B8D: 80 41    JMP   0x0BCF
(0198) 	{
(0199) 		lcdStr[i] = str[i];
    0B8F: 62 D0 00 MOV   REG[0xD0],0x0
    0B92: 52 00    MOV   A,[X+0]
    0B94: 53 4E    MOV   [__r1],A
    0B96: 55 4F 00 MOV   [__r0],0x0
    0B99: 7C 32 28 LCALL 0x3228
    0B9C: 10       PUSH  X
    0B9D: 58 4E    MOV   X,[__r1]
    0B9F: 28       ROMX  
    0BA0: 20       POP   X
    0BA1: 53 4F    MOV   [__r0],A
    0BA3: 52 00    MOV   A,[X+0]
    0BA5: 53 4C    MOV   [__r3],A
    0BA7: 55 4D 00 MOV   [__r2],0x0
    0BAA: 06 4C 21 ADD   [__r3],0x21
    0BAD: 0E 4D 00 ADC   [__r2],0x0
    0BB0: 51 4D    MOV   A,[__r2]
    0BB2: 60 D5    MOV   REG[0xD5],A
    0BB4: 51 4F    MOV   A,[__r0]
    0BB6: 3F 4C    MVI   [__r3],A
(0200) 		if (str[i] == 0)
    0BB8: 52 00    MOV   A,[X+0]
    0BBA: 53 4E    MOV   [__r1],A
    0BBC: 55 4F 00 MOV   [__r0],0x0
    0BBF: 7C 32 28 LCALL 0x3228
    0BC2: 10       PUSH  X
    0BC3: 58 4E    MOV   X,[__r1]
    0BC5: 28       ROMX  
    0BC6: 20       POP   X
    0BC7: 39 00    CMP   A,0x0
    0BC9: B0 03    JNZ   0x0BCD
(0201) 			break;
    0BCB: 80 08    JMP   0x0BD4
(0202) 	}
    0BCD: 77 00    INC   [X+0]
    0BCF: 3D 00 11 CMP   [X+0],0x11
(0203) }
    0BD2: CF BC    JC    0x0B8F
    0BD4: 38 FF    ADD   SP,0xFF
    0BD6: 20       POP   X
    0BD7: 7F       RET   
__cprint:
    0BD8: 10       PUSH  X
    0BD9: 4F       MOV   X,SP
    0BDA: 38 21    ADD   SP,0x21
    0BDC: 56 09 00 MOV   [X+9],0x0
    0BDF: 56 08 00 MOV   [X+8],0x0
    0BE2: 7D 16 71 LJMP  0x1671
    0BE5: 7C 31 AB LCALL 0x31AB
    0BE8: 39 25    CMP   A,0x25
    0BEA: A0 1C    JZ    0x0C07
    0BEC: 7C 31 BA LCALL 0x31BA
    0BEF: 10       PUSH  X
    0BF0: 08       PUSH  A
    0BF1: 52 FC    MOV   A,[X-4]
    0BF3: 53 4E    MOV   [__r1],A
    0BF5: 52 FB    MOV   A,[X-5]
    0BF7: 58 4E    MOV   X,[__r1]
    0BF9: 7C 1D 2C LCALL __plcall
    0BFC: 38 FF    ADD   SP,0xFF
    0BFE: 20       POP   X
    0BFF: 77 09    INC   [X+9]
    0C01: 0F 08 00 ADC   [X+8],0x0
    0C04: 7D 16 6C LJMP  0x166C
    0C07: 56 05 00 MOV   [X+5],0x0
    0C0A: 56 04 00 MOV   [X+4],0x0
    0C0D: 56 0B FF MOV   [X+11],0xFF
    0C10: 56 0A FF MOV   [X+10],0xFF
    0C13: 56 03 00 MOV   [X+3],0x0
    0C16: 56 02 00 MOV   [X+2],0x0
    0C19: 56 10 08 MOV   [X+16],0x8
    0C1C: 56 0F 00 MOV   [X+15],0x0
    0C1F: 56 0E 20 MOV   [X+14],0x20
    0C22: 77 FA    INC   [X-6]
    0C24: 0F F9 00 ADC   [X-7],0x0
    0C27: 56 01 00 MOV   [X+1],0x0
    0C2A: 56 00 00 MOV   [X+0],0x0
    0C2D: 7C 31 AB LCALL 0x31AB
    0C30: 54 1A    MOV   [X+26],A
    0C32: 56 19 00 MOV   [X+25],0x0
    0C35: 3D 19 00 CMP   [X+25],0x0
    0C38: B0 06    JNZ   0x0C3F
    0C3A: 3D 1A 20 CMP   [X+26],0x20
    0C3D: A0 49    JZ    0x0C87
    0C3F: 3D 19 00 CMP   [X+25],0x0
    0C42: B0 06    JNZ   0x0C49
    0C44: 3D 1A 23 CMP   [X+26],0x23
    0C47: A0 2D    JZ    0x0C75
    0C49: 52 1A    MOV   A,[X+26]
    0C4B: 11 20    SUB   A,0x20
    0C4D: 52 19    MOV   A,[X+25]
    0C4F: 31 80    XOR   A,0x80
    0C51: 19 80    SBB   A,0x80
    0C53: C0 40    JC    0x0C94
    0C55: 3D 19 00 CMP   [X+25],0x0
    0C58: B0 06    JNZ   0x0C5F
    0C5A: 3D 1A 2B CMP   [X+26],0x2B
    0C5D: A0 21    JZ    0x0C7F
    0C5F: 3D 19 00 CMP   [X+25],0x0
    0C62: B0 06    JNZ   0x0C69
    0C64: 3D 1A 2D CMP   [X+26],0x2D
    0C67: A0 12    JZ    0x0C7A
    0C69: 3D 19 00 CMP   [X+25],0x0
    0C6C: B0 06    JNZ   0x0C73
    0C6E: 3D 1A 30 CMP   [X+26],0x30
    0C71: A0 1D    JZ    0x0C8F
    0C73: 80 20    JMP   0x0C94
    0C75: 2F 03 01 OR    [X+3],0x1
    0C78: 80 21    JMP   0x0C9A
    0C7A: 2F 03 04 OR    [X+3],0x4
    0C7D: 80 1C    JMP   0x0C9A
    0C7F: 2F 03 08 OR    [X+3],0x8
    0C82: 56 0E 2B MOV   [X+14],0x2B
    0C85: 80 14    JMP   0x0C9A
    0C87: 2F 03 08 OR    [X+3],0x8
    0C8A: 56 0E 20 MOV   [X+14],0x20
    0C8D: 80 0C    JMP   0x0C9A
    0C8F: 2F 03 10 OR    [X+3],0x10
    0C92: 80 07    JMP   0x0C9A
    0C94: 56 01 01 MOV   [X+1],0x1
    0C97: 56 00 00 MOV   [X+0],0x0
    0C9A: 3D 00 00 CMP   [X+0],0x0
    0C9D: B0 06    JNZ   0x0CA4
    0C9F: 3D 01 00 CMP   [X+1],0x0
    0CA2: A0 03    JZ    0x0CA6
    0CA4: 80 08    JMP   0x0CAD
    0CA6: 77 FA    INC   [X-6]
    0CA8: 0F F9 00 ADC   [X-7],0x0
    0CAB: 8F 81    JMP   0x0C2D
    0CAD: 7C 31 AB LCALL 0x31AB
    0CB0: 53 4E    MOV   [__r1],A
    0CB2: 50 00    MOV   A,0x0
    0CB4: 08       PUSH  A
    0CB5: 51 4E    MOV   A,[__r1]
    0CB7: 08       PUSH  A
    0CB8: 7C 25 7C LCALL _isdigit
    0CBB: 38 FE    ADD   SP,0xFE
    0CBD: 62 D0 00 MOV   REG[0xD0],0x0
    0CC0: 3C 4F 00 CMP   [__r0],0x0
    0CC3: B0 06    JNZ   0x0CCA
    0CC5: 3C 4E 00 CMP   [__r1],0x0
    0CC8: A0 3D    JZ    0x0D06
    0CCA: 52 F9    MOV   A,[X-7]
    0CCC: 08       PUSH  A
    0CCD: 52 FA    MOV   A,[X-6]
    0CCF: 08       PUSH  A
    0CD0: 7C 16 87 LCALL 0x1687
    0CD3: 38 FE    ADD   SP,0xFE
    0CD5: 62 D0 00 MOV   REG[0xD0],0x0
    0CD8: 51 4E    MOV   A,[__r1]
    0CDA: 54 05    MOV   [X+5],A
    0CDC: 51 4F    MOV   A,[__r0]
    0CDE: 54 04    MOV   [X+4],A
    0CE0: 80 06    JMP   0x0CE7
    0CE2: 77 FA    INC   [X-6]
    0CE4: 0F F9 00 ADC   [X-7],0x0
    0CE7: 7C 31 AB LCALL 0x31AB
    0CEA: 53 4E    MOV   [__r1],A
    0CEC: 50 00    MOV   A,0x0
    0CEE: 08       PUSH  A
    0CEF: 51 4E    MOV   A,[__r1]
    0CF1: 08       PUSH  A
    0CF2: 7C 25 7C LCALL _isdigit
    0CF5: 38 FE    ADD   SP,0xFE
    0CF7: 62 D0 00 MOV   REG[0xD0],0x0
    0CFA: 3C 4F 00 CMP   [__r0],0x0
    0CFD: BF E4    JNZ   0x0CE2
    0CFF: 3C 4E 00 CMP   [__r1],0x0
    0D02: BF DF    JNZ   0x0CE2
    0D04: 80 1C    JMP   0x0D21
    0D06: 7C 31 AB LCALL 0x31AB
    0D09: 39 2A    CMP   A,0x2A
    0D0B: B0 15    JNZ   0x0D21
    0D0D: 07 F8 FE ADD   [X-8],0xFE
    0D10: 0F F7 FF ADC   [X-9],0xFF
    0D13: 7C 32 48 LCALL 0x3248
    0D16: 54 04    MOV   [X+4],A
    0D18: 3E 4E    MVI   A,[__r1]
    0D1A: 54 05    MOV   [X+5],A
    0D1C: 77 FA    INC   [X-6]
    0D1E: 0F F9 00 ADC   [X-7],0x0
    0D21: 7C 31 AB LCALL 0x31AB
    0D24: 39 2E    CMP   A,0x2E
    0D26: B0 72    JNZ   0x0D99
    0D28: 77 FA    INC   [X-6]
    0D2A: 0F F9 00 ADC   [X-7],0x0
    0D2D: 7C 31 BA LCALL 0x31BA
    0D30: 53 4E    MOV   [__r1],A
    0D32: 50 00    MOV   A,0x0
    0D34: 08       PUSH  A
    0D35: 51 4E    MOV   A,[__r1]
    0D37: 08       PUSH  A
    0D38: 7C 25 7C LCALL _isdigit
    0D3B: 38 FE    ADD   SP,0xFE
    0D3D: 62 D0 00 MOV   REG[0xD0],0x0
    0D40: 3C 4F 00 CMP   [__r0],0x0
    0D43: B0 06    JNZ   0x0D4A
    0D45: 3C 4E 00 CMP   [__r1],0x0
    0D48: A0 35    JZ    0x0D7E
    0D4A: 52 F9    MOV   A,[X-7]
    0D4C: 08       PUSH  A
    0D4D: 52 FA    MOV   A,[X-6]
    0D4F: 08       PUSH  A
    0D50: 7C 16 87 LCALL 0x1687
    0D53: 38 FE    ADD   SP,0xFE
    0D55: 7C 33 B1 LCALL 0x33B1
    0D58: 80 06    JMP   0x0D5F
    0D5A: 77 FA    INC   [X-6]
    0D5C: 0F F9 00 ADC   [X-7],0x0
    0D5F: 7C 31 AB LCALL 0x31AB
    0D62: 53 4E    MOV   [__r1],A
    0D64: 50 00    MOV   A,0x0
    0D66: 08       PUSH  A
    0D67: 51 4E    MOV   A,[__r1]
    0D69: 08       PUSH  A
    0D6A: 7C 25 7C LCALL _isdigit
    0D6D: 38 FE    ADD   SP,0xFE
    0D6F: 62 D0 00 MOV   REG[0xD0],0x0
    0D72: 3C 4F 00 CMP   [__r0],0x0
    0D75: BF E4    JNZ   0x0D5A
    0D77: 3C 4E 00 CMP   [__r1],0x0
    0D7A: BF DF    JNZ   0x0D5A
    0D7C: 80 1C    JMP   0x0D99
    0D7E: 7C 31 AB LCALL 0x31AB
    0D81: 39 2A    CMP   A,0x2A
    0D83: B0 15    JNZ   0x0D99
    0D85: 07 F8 FE ADD   [X-8],0xFE
    0D88: 0F F7 FF ADC   [X-9],0xFF
    0D8B: 7C 32 48 LCALL 0x3248
    0D8E: 54 0A    MOV   [X+10],A
    0D90: 3E 4E    MVI   A,[__r1]
    0D92: 54 0B    MOV   [X+11],A
    0D94: 77 FA    INC   [X-6]
    0D96: 0F F9 00 ADC   [X-7],0x0
    0D99: 7C 31 AB LCALL 0x31AB
    0D9C: 39 6C    CMP   A,0x6C
    0D9E: B0 09    JNZ   0x0DA8
    0DA0: 77 FA    INC   [X-6]
    0DA2: 0F F9 00 ADC   [X-7],0x0
    0DA5: 2F 03 02 OR    [X+3],0x2
    0DA8: 7C 31 AB LCALL 0x31AB
    0DAB: 54 1A    MOV   [X+26],A
    0DAD: 56 19 00 MOV   [X+25],0x0
    0DB0: 52 1A    MOV   A,[X+26]
    0DB2: 11 53    SUB   A,0x53
    0DB4: 53 42    MOV   [__rY],A
    0DB6: 52 19    MOV   A,[X+25]
    0DB8: 31 80    XOR   A,0x80
    0DBA: 19 80    SBB   A,0x80
    0DBC: 2A 42    OR    A,[__rY]
    0DBE: A3 DB    JZ    0x119A
    0DC0: D0 1D    JNC   0x0DDE
    0DC2: 3D 19 00 CMP   [X+25],0x0
    0DC5: B0 09    JNZ   0x0DCF
    0DC7: 3D 1A 45 CMP   [X+26],0x45
    0DCA: B0 04    JNZ   0x0DCF
    0DCC: 7D 15 C6 LJMP  0x15C6
    0DCF: 3D 19 00 CMP   [X+25],0x0
    0DD2: B0 09    JNZ   0x0DDC
    0DD4: 3D 1A 47 CMP   [X+26],0x47
    0DD7: B0 04    JNZ   0x0DDC
    0DD9: 7D 15 DE LJMP  0x15DE
    0DDC: 80 8F    JMP   0x0E6C
    0DDE: 52 1A    MOV   A,[X+26]
    0DE0: 11 58    SUB   A,0x58
    0DE2: 62 D0 00 MOV   REG[0xD0],0x0
    0DE5: 53 42    MOV   [__rY],A
    0DE7: 52 19    MOV   A,[X+25]
    0DE9: 31 80    XOR   A,0x80
    0DEB: 19 80    SBB   A,0x80
    0DED: C0 7E    JC    0x0E6C
    0DEF: 2A 42    OR    A,[__rY]
    0DF1: A1 03    JZ    0x0EF5
    0DF3: 3D 19 00 CMP   [X+25],0x0
    0DF6: B0 06    JNZ   0x0DFD
    0DF8: 3D 1A 63 CMP   [X+26],0x63
    0DFB: A3 4F    JZ    0x114B
    0DFD: 3D 19 00 CMP   [X+25],0x0
    0E00: B0 06    JNZ   0x0E07
    0E02: 3D 1A 64 CMP   [X+26],0x64
    0E05: A0 81    JZ    0x0E87
    0E07: 3D 19 00 CMP   [X+25],0x0
    0E0A: B0 09    JNZ   0x0E14
    0E0C: 3D 1A 65 CMP   [X+26],0x65
    0E0F: B0 04    JNZ   0x0E14
    0E11: 7D 15 BE LJMP  0x15BE
    0E14: 3D 19 00 CMP   [X+25],0x0
    0E17: B0 09    JNZ   0x0E21
    0E19: 3D 1A 66 CMP   [X+26],0x66
    0E1C: B0 04    JNZ   0x0E21
    0E1E: 7D 15 CE LJMP  0x15CE
    0E21: 3D 19 00 CMP   [X+25],0x0
    0E24: B0 09    JNZ   0x0E2E
    0E26: 3D 1A 67 CMP   [X+26],0x67
    0E29: B0 04    JNZ   0x0E2E
    0E2B: 7D 15 D6 LJMP  0x15D6
    0E2E: 3D 19 00 CMP   [X+25],0x0
    0E31: B0 06    JNZ   0x0E38
    0E33: 3D 1A 69 CMP   [X+26],0x69
    0E36: A0 50    JZ    0x0E87
    0E38: 3D 19 00 CMP   [X+25],0x0
    0E3B: B0 06    JNZ   0x0E42
    0E3D: 3D 1A 6F CMP   [X+26],0x6F
    0E40: A0 B4    JZ    0x0EF5
    0E42: 3D 19 00 CMP   [X+25],0x0
    0E45: B0 06    JNZ   0x0E4C
    0E47: 3D 1A 70 CMP   [X+26],0x70
    0E4A: A0 AA    JZ    0x0EF5
    0E4C: 3D 19 00 CMP   [X+25],0x0
    0E4F: B0 06    JNZ   0x0E56
    0E51: 3D 1A 73 CMP   [X+26],0x73
    0E54: A5 4E    JZ    0x13A3
    0E56: 3D 19 00 CMP   [X+25],0x0
    0E59: B0 06    JNZ   0x0E60
    0E5B: 3D 1A 75 CMP   [X+26],0x75
    0E5E: A0 96    JZ    0x0EF5
    0E60: 3D 19 00 CMP   [X+25],0x0
    0E63: B0 06    JNZ   0x0E6A
    0E65: 3D 1A 78 CMP   [X+26],0x78
    0E68: A0 8C    JZ    0x0EF5
    0E6A: 80 01    JMP   0x0E6C
    0E6C: 7C 31 AB LCALL 0x31AB
    0E6F: 10       PUSH  X
    0E70: 08       PUSH  A
    0E71: 52 FC    MOV   A,[X-4]
    0E73: 53 4E    MOV   [__r1],A
    0E75: 52 FB    MOV   A,[X-5]
    0E77: 58 4E    MOV   X,[__r1]
    0E79: 7C 1D 2C LCALL __plcall
    0E7C: 38 FF    ADD   SP,0xFF
    0E7E: 20       POP   X
    0E7F: 77 09    INC   [X+9]
    0E81: 0F 08 00 ADC   [X+8],0x0
    0E84: 7D 16 6C LJMP  0x166C
    0E87: 62 D0 00 MOV   REG[0xD0],0x0
    0E8A: 52 03    MOV   A,[X+3]
    0E8C: 21 02    AND   A,0x2
    0E8E: 53 4E    MOV   [__r1],A
    0E90: 52 02    MOV   A,[X+2]
    0E92: 21 00    AND   A,0x0
    0E94: 39 00    CMP   A,0x0
    0E96: B0 06    JNZ   0x0E9D
    0E98: 3C 4E 00 CMP   [__r1],0x0
    0E9B: A0 34    JZ    0x0ED0
    0E9D: 07 F8 FC ADD   [X-8],0xFC
    0EA0: 7C 32 07 LCALL 0x3207
    0EA3: 54 15    MOV   [X+21],A
    0EA5: 3E 4E    MVI   A,[__r1]
    0EA7: 54 16    MOV   [X+22],A
    0EA9: 3E 4E    MVI   A,[__r1]
    0EAB: 54 17    MOV   [X+23],A
    0EAD: 3E 4E    MVI   A,[__r1]
    0EAF: 54 18    MOV   [X+24],A
    0EB1: 50 00    MOV   A,0x0
    0EB3: 08       PUSH  A
    0EB4: 50 0A    MOV   A,0xA
    0EB6: 08       PUSH  A
    0EB7: 52 15    MOV   A,[X+21]
    0EB9: 08       PUSH  A
    0EBA: 52 16    MOV   A,[X+22]
    0EBC: 08       PUSH  A
    0EBD: 52 17    MOV   A,[X+23]
    0EBF: 08       PUSH  A
    0EC0: 52 18    MOV   A,[X+24]
    0EC2: 08       PUSH  A
    0EC3: 52 0F    MOV   A,[X+15]
    0EC5: 08       PUSH  A
    0EC6: 52 10    MOV   A,[X+16]
    0EC8: 08       PUSH  A
    0EC9: 7C 1E 5F LCALL _ltoa
    0ECC: 38 F8    ADD   SP,0xF8
    0ECE: 82 2A    JMP   0x10F9
    0ED0: 07 F8 FE ADD   [X-8],0xFE
    0ED3: 7C 32 07 LCALL 0x3207
    0ED6: 54 11    MOV   [X+17],A
    0ED8: 3E 4E    MVI   A,[__r1]
    0EDA: 54 12    MOV   [X+18],A
    0EDC: 50 00    MOV   A,0x0
    0EDE: 08       PUSH  A
    0EDF: 50 0A    MOV   A,0xA
    0EE1: 08       PUSH  A
    0EE2: 52 11    MOV   A,[X+17]
    0EE4: 08       PUSH  A
    0EE5: 52 12    MOV   A,[X+18]
    0EE7: 08       PUSH  A
    0EE8: 52 0F    MOV   A,[X+15]
    0EEA: 08       PUSH  A
    0EEB: 52 10    MOV   A,[X+16]
    0EED: 08       PUSH  A
    0EEE: 7C 1D 38 LCALL _itoa
    0EF1: 38 FA    ADD   SP,0xFA
    0EF3: 82 05    JMP   0x10F9
    0EF5: 62 D0 00 MOV   REG[0xD0],0x0
    0EF8: 52 03    MOV   A,[X+3]
    0EFA: 21 02    AND   A,0x2
    0EFC: 53 4E    MOV   [__r1],A
    0EFE: 52 02    MOV   A,[X+2]
    0F00: 21 00    AND   A,0x0
    0F02: 39 00    CMP   A,0x0
    0F04: B0 06    JNZ   0x0F0B
    0F06: 3C 4E 00 CMP   [__r1],0x0
    0F09: A0 39    JZ    0x0F43
    0F0B: 07 F8 FC ADD   [X-8],0xFC
    0F0E: 7C 32 07 LCALL 0x3207
    0F11: 53 4B    MOV   [__r4],A
    0F13: 3E 4E    MVI   A,[__r1]
    0F15: 53 4A    MOV   [__r5],A
    0F17: 3E 4E    MVI   A,[__r1]
    0F19: 53 49    MOV   [__r6],A
    0F1B: 3E 4E    MVI   A,[__r1]
    0F1D: 53 48    MOV   [__r7],A
    0F1F: 51 4B    MOV   A,[__r4]
    0F21: 08       PUSH  A
    0F22: 51 4A    MOV   A,[__r5]
    0F24: 08       PUSH  A
    0F25: 51 49    MOV   A,[__r6]
    0F27: 08       PUSH  A
    0F28: 51 48    MOV   A,[__r7]
    0F2A: 53 4C    MOV   [__r3],A
    0F2C: 18       POP   A
    0F2D: 53 4D    MOV   [__r2],A
    0F2F: 18       POP   A
    0F30: 53 4E    MOV   [__r1],A
    0F32: 18       POP   A
    0F33: 54 15    MOV   [X+21],A
    0F35: 51 4E    MOV   A,[__r1]
    0F37: 54 16    MOV   [X+22],A
    0F39: 51 4D    MOV   A,[__r2]
    0F3B: 54 17    MOV   [X+23],A
    0F3D: 51 4C    MOV   A,[__r3]
    0F3F: 54 18    MOV   [X+24],A
    0F41: 80 11    JMP   0x0F53
    0F43: 07 F8 FE ADD   [X-8],0xFE
    0F46: 7C 32 07 LCALL 0x3207
    0F49: 53 4F    MOV   [__r0],A
    0F4B: 3E 4E    MVI   A,[__r1]
    0F4D: 54 12    MOV   [X+18],A
    0F4F: 51 4F    MOV   A,[__r0]
    0F51: 54 11    MOV   [X+17],A
    0F53: 7C 31 AB LCALL 0x31AB
    0F56: 39 75    CMP   A,0x75
    0F58: B0 4C    JNZ   0x0FA5
    0F5A: 52 03    MOV   A,[X+3]
    0F5C: 21 02    AND   A,0x2
    0F5E: 53 4E    MOV   [__r1],A
    0F60: 52 02    MOV   A,[X+2]
    0F62: 21 00    AND   A,0x0
    0F64: 39 00    CMP   A,0x0
    0F66: B0 06    JNZ   0x0F6D
    0F68: 3C 4E 00 CMP   [__r1],0x0
    0F6B: A0 20    JZ    0x0F8C
    0F6D: 50 00    MOV   A,0x0
    0F6F: 08       PUSH  A
    0F70: 50 0A    MOV   A,0xA
    0F72: 08       PUSH  A
    0F73: 52 15    MOV   A,[X+21]
    0F75: 08       PUSH  A
    0F76: 52 16    MOV   A,[X+22]
    0F78: 08       PUSH  A
    0F79: 52 17    MOV   A,[X+23]
    0F7B: 08       PUSH  A
    0F7C: 52 18    MOV   A,[X+24]
    0F7E: 08       PUSH  A
    0F7F: 52 0F    MOV   A,[X+15]
    0F81: 08       PUSH  A
    0F82: 52 10    MOV   A,[X+16]
    0F84: 08       PUSH  A
    0F85: 7C 20 16 LCALL _ultoa
    0F88: 38 F8    ADD   SP,0xF8
    0F8A: 81 6E    JMP   0x10F9
    0F8C: 50 00    MOV   A,0x0
    0F8E: 08       PUSH  A
    0F8F: 50 0A    MOV   A,0xA
    0F91: 08       PUSH  A
    0F92: 52 11    MOV   A,[X+17]
    0F94: 08       PUSH  A
    0F95: 52 12    MOV   A,[X+18]
    0F97: 08       PUSH  A
    0F98: 52 0F    MOV   A,[X+15]
    0F9A: 08       PUSH  A
    0F9B: 52 10    MOV   A,[X+16]
    0F9D: 08       PUSH  A
    0F9E: 7C 21 53 LCALL _utoa
    0FA1: 38 FA    ADD   SP,0xFA
    0FA3: 81 55    JMP   0x10F9
    0FA5: 7C 31 AB LCALL 0x31AB
    0FA8: 39 6F    CMP   A,0x6F
    0FAA: B0 70    JNZ   0x101B
    0FAC: 52 03    MOV   A,[X+3]
    0FAE: 21 01    AND   A,0x1
    0FB0: 53 4E    MOV   [__r1],A
    0FB2: 52 02    MOV   A,[X+2]
    0FB4: 21 00    AND   A,0x0
    0FB6: 39 00    CMP   A,0x0
    0FB8: B0 06    JNZ   0x0FBF
    0FBA: 3C 4E 00 CMP   [__r1],0x0
    0FBD: A0 0F    JZ    0x0FCD
    0FBF: 62 D0 00 MOV   REG[0xD0],0x0
    0FC2: 7C 32 33 LCALL 0x3233
    0FC5: 51 4F    MOV   A,[__r0]
    0FC7: 60 D5    MOV   REG[0xD5],A
    0FC9: 50 30    MOV   A,0x30
    0FCB: 3F 4E    MVI   [__r1],A
    0FCD: 62 D0 00 MOV   REG[0xD0],0x0
    0FD0: 52 03    MOV   A,[X+3]
    0FD2: 21 02    AND   A,0x2
    0FD4: 53 4E    MOV   [__r1],A
    0FD6: 52 02    MOV   A,[X+2]
    0FD8: 21 00    AND   A,0x0
    0FDA: 39 00    CMP   A,0x0
    0FDC: B0 06    JNZ   0x0FE3
    0FDE: 3C 4E 00 CMP   [__r1],0x0
    0FE1: A0 20    JZ    0x1002
    0FE3: 50 00    MOV   A,0x0
    0FE5: 08       PUSH  A
    0FE6: 50 08    MOV   A,0x8
    0FE8: 08       PUSH  A
    0FE9: 52 15    MOV   A,[X+21]
    0FEB: 08       PUSH  A
    0FEC: 52 16    MOV   A,[X+22]
    0FEE: 08       PUSH  A
    0FEF: 52 17    MOV   A,[X+23]
    0FF1: 08       PUSH  A
    0FF2: 52 18    MOV   A,[X+24]
    0FF4: 08       PUSH  A
    0FF5: 52 0F    MOV   A,[X+15]
    0FF7: 08       PUSH  A
    0FF8: 52 10    MOV   A,[X+16]
    0FFA: 08       PUSH  A
    0FFB: 7C 20 16 LCALL _ultoa
    0FFE: 38 F8    ADD   SP,0xF8
    1000: 80 F8    JMP   0x10F9
    1002: 50 00    MOV   A,0x0
    1004: 08       PUSH  A
    1005: 50 08    MOV   A,0x8
    1007: 08       PUSH  A
    1008: 52 11    MOV   A,[X+17]
    100A: 08       PUSH  A
    100B: 52 12    MOV   A,[X+18]
    100D: 08       PUSH  A
    100E: 52 0F    MOV   A,[X+15]
    1010: 08       PUSH  A
    1011: 52 10    MOV   A,[X+16]
    1013: 08       PUSH  A
    1014: 7C 21 53 LCALL _utoa
    1017: 38 FA    ADD   SP,0xFA
    1019: 80 DF    JMP   0x10F9
    101B: 7C 31 AB LCALL 0x31AB
    101E: 39 70    CMP   A,0x70
    1020: B0 19    JNZ   0x103A
    1022: 7C 32 33 LCALL 0x3233
    1025: 51 4F    MOV   A,[__r0]
    1027: 60 D5    MOV   REG[0xD5],A
    1029: 50 30    MOV   A,0x30
    102B: 3F 4E    MVI   [__r1],A
    102D: 7C 32 33 LCALL 0x3233
    1030: 51 4F    MOV   A,[__r0]
    1032: 60 D5    MOV   REG[0xD5],A
    1034: 50 78    MOV   A,0x78
    1036: 3F 4E    MVI   [__r1],A
    1038: 80 36    JMP   0x106F
    103A: 62 D0 00 MOV   REG[0xD0],0x0
    103D: 52 03    MOV   A,[X+3]
    103F: 21 01    AND   A,0x1
    1041: 53 4E    MOV   [__r1],A
    1043: 52 02    MOV   A,[X+2]
    1045: 21 00    AND   A,0x0
    1047: 39 00    CMP   A,0x0
    1049: B0 06    JNZ   0x1050
    104B: 3C 4E 00 CMP   [__r1],0x0
    104E: A0 20    JZ    0x106F
    1050: 62 D0 00 MOV   REG[0xD0],0x0
    1053: 7C 32 33 LCALL 0x3233
    1056: 51 4F    MOV   A,[__r0]
    1058: 60 D5    MOV   REG[0xD5],A
    105A: 50 30    MOV   A,0x30
    105C: 3F 4E    MVI   [__r1],A
    105E: 7C 32 33 LCALL 0x3233
    1061: 52 FA    MOV   A,[X-6]
    1063: 53 4C    MOV   [__r3],A
    1065: 52 F9    MOV   A,[X-7]
    1067: 10       PUSH  X
    1068: 58 4C    MOV   X,[__r3]
    106A: 28       ROMX  
    106B: 20       POP   X
    106C: 7C 31 DF LCALL 0x31DF
    106F: 62 D0 00 MOV   REG[0xD0],0x0
    1072: 52 03    MOV   A,[X+3]
    1074: 21 02    AND   A,0x2
    1076: 53 4E    MOV   [__r1],A
    1078: 52 02    MOV   A,[X+2]
    107A: 21 00    AND   A,0x0
    107C: 39 00    CMP   A,0x0
    107E: B0 06    JNZ   0x1085
    1080: 3C 4E 00 CMP   [__r1],0x0
    1083: A0 20    JZ    0x10A4
    1085: 50 00    MOV   A,0x0
    1087: 08       PUSH  A
    1088: 50 10    MOV   A,0x10
    108A: 08       PUSH  A
    108B: 52 15    MOV   A,[X+21]
    108D: 08       PUSH  A
    108E: 52 16    MOV   A,[X+22]
    1090: 08       PUSH  A
    1091: 52 17    MOV   A,[X+23]
    1093: 08       PUSH  A
    1094: 52 18    MOV   A,[X+24]
    1096: 08       PUSH  A
    1097: 52 0F    MOV   A,[X+15]
    1099: 08       PUSH  A
    109A: 52 10    MOV   A,[X+16]
    109C: 08       PUSH  A
    109D: 7C 20 16 LCALL _ultoa
    10A0: 38 F8    ADD   SP,0xF8
    10A2: 80 18    JMP   0x10BB
    10A4: 50 00    MOV   A,0x0
    10A6: 08       PUSH  A
    10A7: 50 10    MOV   A,0x10
    10A9: 08       PUSH  A
    10AA: 52 11    MOV   A,[X+17]
    10AC: 08       PUSH  A
    10AD: 52 12    MOV   A,[X+18]
    10AF: 08       PUSH  A
    10B0: 52 0F    MOV   A,[X+15]
    10B2: 08       PUSH  A
    10B3: 52 10    MOV   A,[X+16]
    10B5: 08       PUSH  A
    10B6: 7C 21 53 LCALL _utoa
    10B9: 38 FA    ADD   SP,0xFA
    10BB: 7C 31 AB LCALL 0x31AB
    10BE: 39 58    CMP   A,0x58
    10C0: B0 38    JNZ   0x10F9
    10C2: 56 07 08 MOV   [X+7],0x8
    10C5: 56 06 00 MOV   [X+6],0x0
    10C8: 80 29    JMP   0x10F2
    10CA: 7C 32 93 LCALL 0x3293
    10CD: 53 4E    MOV   [__r1],A
    10CF: 50 00    MOV   A,0x0
    10D1: 08       PUSH  A
    10D2: 51 4E    MOV   A,[__r1]
    10D4: 08       PUSH  A
    10D5: 7C 25 CA LCALL _toupper
    10D8: 38 FE    ADD   SP,0xFE
    10DA: 62 D0 00 MOV   REG[0xD0],0x0
    10DD: 51 4E    MOV   A,[__r1]
    10DF: 53 4F    MOV   [__r0],A
    10E1: 52 07    MOV   A,[X+7]
    10E3: 53 4C    MOV   [__r3],A
    10E5: 52 06    MOV   A,[X+6]
    10E7: 60 D5    MOV   REG[0xD5],A
    10E9: 51 4F    MOV   A,[__r0]
    10EB: 3F 4C    MVI   [__r3],A
    10ED: 77 07    INC   [X+7]
    10EF: 0F 06 00 ADC   [X+6],0x0
    10F2: 7C 32 93 LCALL 0x3293
    10F5: 39 00    CMP   A,0x0
    10F7: BF D2    JNZ   0x10CA
    10F9: 56 07 08 MOV   [X+7],0x8
    10FC: 56 06 00 MOV   [X+6],0x0
    10FF: 3D 0A FF CMP   [X+10],0xFF
    1102: B0 0C    JNZ   0x110F
    1104: 3D 0B FF CMP   [X+11],0xFF
    1107: B0 07    JNZ   0x110F
    1109: 56 0B 00 MOV   [X+11],0x0
    110C: 56 0A 00 MOV   [X+10],0x0
    110F: 3D 0A 00 CMP   [X+10],0x0
    1112: B0 06    JNZ   0x1119
    1114: 3D 0B 00 CMP   [X+11],0x0
    1117: A2 A9    JZ    0x13C1
    1119: 50 00    MOV   A,0x0
    111B: 08       PUSH  A
    111C: 50 08    MOV   A,0x8
    111E: 08       PUSH  A
    111F: 7C 1C E2 LCALL _strlenLMM
    1122: 38 FE    ADD   SP,0xFE
    1124: 62 D0 00 MOV   REG[0xD0],0x0
    1127: 51 4E    MOV   A,[__r1]
    1129: 54 12    MOV   [X+18],A
    112B: 51 4F    MOV   A,[__r0]
    112D: 54 11    MOV   [X+17],A
    112F: 52 0B    MOV   A,[X+11]
    1131: 13 12    SUB   A,[X+18]
    1133: 52 11    MOV   A,[X+17]
    1135: 31 80    XOR   A,0x80
    1137: 53 43    MOV   [__rX],A
    1139: 52 0A    MOV   A,[X+10]
    113B: 31 80    XOR   A,0x80
    113D: 1A 43    SBB   A,[__rX]
    113F: D2 81    JNC   0x13C1
    1141: 52 12    MOV   A,[X+18]
    1143: 54 0B    MOV   [X+11],A
    1145: 52 11    MOV   A,[X+17]
    1147: 54 0A    MOV   [X+10],A
    1149: 82 77    JMP   0x13C1
    114B: 07 F8 FE ADD   [X-8],0xFE
    114E: 7C 32 07 LCALL 0x3207
    1151: 3E 4E    MVI   A,[__r1]
    1153: 54 13    MOV   [X+19],A
    1155: 50 01    MOV   A,0x1
    1157: 13 05    SUB   A,[X+5]
    1159: 52 04    MOV   A,[X+4]
    115B: 31 80    XOR   A,0x80
    115D: 53 43    MOV   [__rX],A
    115F: 50 80    MOV   A,0x80
    1161: 1A 43    SBB   A,[__rX]
    1163: D0 1A    JNC   0x117E
    1165: 52 05    MOV   A,[X+5]
    1167: 54 0B    MOV   [X+11],A
    1169: 52 04    MOV   A,[X+4]
    116B: 54 0A    MOV   [X+10],A
    116D: 56 14 00 MOV   [X+20],0x0
    1170: 5A 4E    MOV   [__r1],X
    1172: 06 4E 13 ADD   [__r1],0x13
    1175: 51 4E    MOV   A,[__r1]
    1177: 54 07    MOV   [X+7],A
    1179: 56 06 07 MOV   [X+6],0x7
    117C: 82 44    JMP   0x13C1
    117E: 10       PUSH  X
    117F: 52 13    MOV   A,[X+19]
    1181: 08       PUSH  A
    1182: 62 D0 00 MOV   REG[0xD0],0x0
    1185: 52 FC    MOV   A,[X-4]
    1187: 53 4E    MOV   [__r1],A
    1189: 52 FB    MOV   A,[X-5]
    118B: 58 4E    MOV   X,[__r1]
    118D: 7C 1D 2C LCALL __plcall
    1190: 38 FF    ADD   SP,0xFF
    1192: 20       POP   X
    1193: 77 09    INC   [X+9]
    1195: 0F 08 00 ADC   [X+8],0x0
    1198: 84 D3    JMP   0x166C
    119A: 07 F8 FE ADD   [X-8],0xFE
    119D: 7C 32 07 LCALL 0x3207
    11A0: 54 0C    MOV   [X+12],A
    11A2: 3E 4E    MVI   A,[__r1]
    11A4: 54 0D    MOV   [X+13],A
    11A6: 3D 0A FF CMP   [X+10],0xFF
    11A9: B0 0C    JNZ   0x11B6
    11AB: 3D 0B FF CMP   [X+11],0xFF
    11AE: B0 07    JNZ   0x11B6
    11B0: 56 0B 00 MOV   [X+11],0x0
    11B3: 56 0A 00 MOV   [X+10],0x0
    11B6: 3D 04 00 CMP   [X+4],0x0
    11B9: B0 06    JNZ   0x11C0
    11BB: 3D 05 00 CMP   [X+5],0x0
    11BE: A0 23    JZ    0x11E2
    11C0: 52 0C    MOV   A,[X+12]
    11C2: 08       PUSH  A
    11C3: 52 0D    MOV   A,[X+13]
    11C5: 08       PUSH  A
    11C6: 7C 1D 08 LCALL _cstrlenLMM
    11C9: 38 FE    ADD   SP,0xFE
    11CB: 62 D0 00 MOV   REG[0xD0],0x0
    11CE: 52 05    MOV   A,[X+5]
    11D0: 12 4E    SUB   A,[__r1]
    11D2: 53 4E    MOV   [__r1],A
    11D4: 52 04    MOV   A,[X+4]
    11D6: 1A 4F    SBB   A,[__r0]
    11D8: 53 4F    MOV   [__r0],A
    11DA: 51 4E    MOV   A,[__r1]
    11DC: 54 05    MOV   [X+5],A
    11DE: 51 4F    MOV   A,[__r0]
    11E0: 54 04    MOV   [X+4],A
    11E2: 3D 0A 00 CMP   [X+10],0x0
    11E5: B0 14    JNZ   0x11FA
    11E7: 3D 0B 00 CMP   [X+11],0x0
    11EA: B0 0F    JNZ   0x11FA
    11EC: 52 0C    MOV   A,[X+12]
    11EE: 08       PUSH  A
    11EF: 52 0D    MOV   A,[X+13]
    11F1: 08       PUSH  A
    11F2: 7C 1D 08 LCALL _cstrlenLMM
    11F5: 38 FE    ADD   SP,0xFE
    11F7: 7C 33 B1 LCALL 0x33B1
    11FA: 3D 04 00 CMP   [X+4],0x0
    11FD: B0 06    JNZ   0x1204
    11FF: 3D 05 00 CMP   [X+5],0x0
    1202: A0 1C    JZ    0x121F
    1204: 62 D0 00 MOV   REG[0xD0],0x0
    1207: 52 03    MOV   A,[X+3]
    1209: 21 08    AND   A,0x8
    120B: 53 4E    MOV   [__r1],A
    120D: 52 02    MOV   A,[X+2]
    120F: 21 00    AND   A,0x0
    1211: 39 00    CMP   A,0x0
    1213: B0 06    JNZ   0x121A
    1215: 3C 4E 00 CMP   [__r1],0x0
    1218: A0 06    JZ    0x121F
    121A: 7B 05    DEC   [X+5]
    121C: 1F 04 00 SBB   [X+4],0x0
    121F: 62 D0 00 MOV   REG[0xD0],0x0
    1222: 52 03    MOV   A,[X+3]
    1224: 21 10    AND   A,0x10
    1226: 53 4E    MOV   [__r1],A
    1228: 52 02    MOV   A,[X+2]
    122A: 21 00    AND   A,0x0
    122C: 39 00    CMP   A,0x0
    122E: B0 06    JNZ   0x1235
    1230: 3C 4E 00 CMP   [__r1],0x0
    1233: A0 75    JZ    0x12A9
    1235: 62 D0 00 MOV   REG[0xD0],0x0
    1238: 52 03    MOV   A,[X+3]
    123A: 21 08    AND   A,0x8
    123C: 53 4E    MOV   [__r1],A
    123E: 52 02    MOV   A,[X+2]
    1240: 21 00    AND   A,0x0
    1242: 39 00    CMP   A,0x0
    1244: B0 06    JNZ   0x124B
    1246: 3C 4E 00 CMP   [__r1],0x0
    1249: A0 1B    JZ    0x1265
    124B: 10       PUSH  X
    124C: 52 0E    MOV   A,[X+14]
    124E: 08       PUSH  A
    124F: 62 D0 00 MOV   REG[0xD0],0x0
    1252: 52 FC    MOV   A,[X-4]
    1254: 53 4E    MOV   [__r1],A
    1256: 52 FB    MOV   A,[X-5]
    1258: 58 4E    MOV   X,[__r1]
    125A: 7C 1D 2C LCALL __plcall
    125D: 38 FF    ADD   SP,0xFF
    125F: 20       POP   X
    1260: 77 09    INC   [X+9]
    1262: 0F 08 00 ADC   [X+8],0x0
    1265: 62 D0 00 MOV   REG[0xD0],0x0
    1268: 52 03    MOV   A,[X+3]
    126A: 21 04    AND   A,0x4
    126C: 53 4E    MOV   [__r1],A
    126E: 52 02    MOV   A,[X+2]
    1270: 21 00    AND   A,0x0
    1272: 39 00    CMP   A,0x0
    1274: B0 C5    JNZ   0x133A
    1276: 3C 4E 00 CMP   [__r1],0x0
    1279: B0 C0    JNZ   0x133A
    127B: 80 20    JMP   0x129C
    127D: 10       PUSH  X
    127E: 50 30    MOV   A,0x30
    1280: 08       PUSH  A
    1281: 62 D0 00 MOV   REG[0xD0],0x0
    1284: 52 FC    MOV   A,[X-4]
    1286: 53 4E    MOV   [__r1],A
    1288: 52 FB    MOV   A,[X-5]
    128A: 58 4E    MOV   X,[__r1]
    128C: 7C 1D 2C LCALL __plcall
    128F: 38 FF    ADD   SP,0xFF
    1291: 20       POP   X
    1292: 77 09    INC   [X+9]
    1294: 0F 08 00 ADC   [X+8],0x0
    1297: 7B 05    DEC   [X+5]
    1299: 1F 04 00 SBB   [X+4],0x0
    129C: 50 00    MOV   A,0x0
    129E: 13 05    SUB   A,[X+5]
    12A0: 52 04    MOV   A,[X+4]
    12A2: 7C 31 EA LCALL 0x31EA
    12A5: CF D7    JC    0x127D
    12A7: 80 92    JMP   0x133A
    12A9: 62 D0 00 MOV   REG[0xD0],0x0
    12AC: 52 03    MOV   A,[X+3]
    12AE: 21 04    AND   A,0x4
    12B0: 53 4E    MOV   [__r1],A
    12B2: 52 02    MOV   A,[X+2]
    12B4: 21 00    AND   A,0x0
    12B6: 39 00    CMP   A,0x0
    12B8: B0 32    JNZ   0x12EB
    12BA: 3C 4E 00 CMP   [__r1],0x0
    12BD: B0 2D    JNZ   0x12EB
    12BF: 80 20    JMP   0x12E0
    12C1: 10       PUSH  X
    12C2: 50 20    MOV   A,0x20
    12C4: 08       PUSH  A
    12C5: 62 D0 00 MOV   REG[0xD0],0x0
    12C8: 52 FC    MOV   A,[X-4]
    12CA: 53 4E    MOV   [__r1],A
    12CC: 52 FB    MOV   A,[X-5]
    12CE: 58 4E    MOV   X,[__r1]
    12D0: 7C 1D 2C LCALL __plcall
    12D3: 38 FF    ADD   SP,0xFF
    12D5: 20       POP   X
    12D6: 77 09    INC   [X+9]
    12D8: 0F 08 00 ADC   [X+8],0x0
    12DB: 7B 05    DEC   [X+5]
    12DD: 1F 04 00 SBB   [X+4],0x0
    12E0: 50 00    MOV   A,0x0
    12E2: 13 05    SUB   A,[X+5]
    12E4: 52 04    MOV   A,[X+4]
    12E6: 7C 31 EA LCALL 0x31EA
    12E9: CF D7    JC    0x12C1
    12EB: 62 D0 00 MOV   REG[0xD0],0x0
    12EE: 52 03    MOV   A,[X+3]
    12F0: 21 08    AND   A,0x8
    12F2: 53 4E    MOV   [__r1],A
    12F4: 52 02    MOV   A,[X+2]
    12F6: 21 00    AND   A,0x0
    12F8: 39 00    CMP   A,0x0
    12FA: B0 06    JNZ   0x1301
    12FC: 3C 4E 00 CMP   [__r1],0x0
    12FF: A0 3A    JZ    0x133A
    1301: 10       PUSH  X
    1302: 52 0E    MOV   A,[X+14]
    1304: 08       PUSH  A
    1305: 62 D0 00 MOV   REG[0xD0],0x0
    1308: 52 FC    MOV   A,[X-4]
    130A: 53 4E    MOV   [__r1],A
    130C: 52 FB    MOV   A,[X-5]
    130E: 58 4E    MOV   X,[__r1]
    1310: 7C 1D 2C LCALL __plcall
    1313: 38 FF    ADD   SP,0xFF
    1315: 20       POP   X
    1316: 77 09    INC   [X+9]
    1318: 0F 08 00 ADC   [X+8],0x0
    131B: 80 1E    JMP   0x133A
    131D: 7C 33 FF LCALL 0x33FF
    1320: 10       PUSH  X
    1321: 08       PUSH  A
    1322: 52 FC    MOV   A,[X-4]
    1324: 53 4E    MOV   [__r1],A
    1326: 52 FB    MOV   A,[X-5]
    1328: 58 4E    MOV   X,[__r1]
    132A: 7C 1D 2C LCALL __plcall
    132D: 38 FF    ADD   SP,0xFF
    132F: 20       POP   X
    1330: 77 09    INC   [X+9]
    1332: 0F 08 00 ADC   [X+8],0x0
    1335: 77 0D    INC   [X+13]
    1337: 0F 0C 00 ADC   [X+12],0x0
    133A: 7C 33 FF LCALL 0x33FF
    133D: 39 00    CMP   A,0x0
    133F: A0 1F    JZ    0x135F
    1341: 52 0B    MOV   A,[X+11]
    1343: 53 4E    MOV   [__r1],A
    1345: 52 0A    MOV   A,[X+10]
    1347: 53 4F    MOV   [__r0],A
    1349: 51 4E    MOV   A,[__r1]
    134B: 11 01    SUB   A,0x1
    134D: 54 0B    MOV   [X+11],A
    134F: 51 4F    MOV   A,[__r0]
    1351: 19 00    SBB   A,0x0
    1353: 54 0A    MOV   [X+10],A
    1355: 3C 4F 00 CMP   [__r0],0x0
    1358: BF C4    JNZ   0x131D
    135A: 3C 4E 00 CMP   [__r1],0x0
    135D: BF BF    JNZ   0x131D
    135F: 62 D0 00 MOV   REG[0xD0],0x0
    1362: 52 03    MOV   A,[X+3]
    1364: 21 04    AND   A,0x4
    1366: 53 4E    MOV   [__r1],A
    1368: 52 02    MOV   A,[X+2]
    136A: 21 00    AND   A,0x0
    136C: 39 00    CMP   A,0x0
    136E: B0 06    JNZ   0x1375
    1370: 3C 4E 00 CMP   [__r1],0x0
    1373: A2 F8    JZ    0x166C
    1375: 80 20    JMP   0x1396
    1377: 10       PUSH  X
    1378: 50 20    MOV   A,0x20
    137A: 08       PUSH  A
    137B: 62 D0 00 MOV   REG[0xD0],0x0
    137E: 52 FC    MOV   A,[X-4]
    1380: 53 4E    MOV   [__r1],A
    1382: 52 FB    MOV   A,[X-5]
    1384: 58 4E    MOV   X,[__r1]
    1386: 7C 1D 2C LCALL __plcall
    1389: 38 FF    ADD   SP,0xFF
    138B: 20       POP   X
    138C: 77 09    INC   [X+9]
    138E: 0F 08 00 ADC   [X+8],0x0
    1391: 7B 05    DEC   [X+5]
    1393: 1F 04 00 SBB   [X+4],0x0
    1396: 50 00    MOV   A,0x0
    1398: 13 05    SUB   A,[X+5]
    139A: 52 04    MOV   A,[X+4]
    139C: 7C 31 EA LCALL 0x31EA
    139F: CF D7    JC    0x1377
    13A1: 82 CA    JMP   0x166C
    13A3: 07 F8 FE ADD   [X-8],0xFE
    13A6: 7C 32 07 LCALL 0x3207
    13A9: 54 06    MOV   [X+6],A
    13AB: 3E 4E    MVI   A,[__r1]
    13AD: 54 07    MOV   [X+7],A
    13AF: 3D 06 00 CMP   [X+6],0x0
    13B2: B0 0E    JNZ   0x13C1
    13B4: 3D 07 00 CMP   [X+7],0x0
    13B7: B0 09    JNZ   0x13C1
    13B9: 56 0D E7 MOV   [X+13],0xE7
    13BC: 56 0C 01 MOV   [X+12],0x1
    13BF: 8D E6    JMP   0x11A6
    13C1: 3D 0A FF CMP   [X+10],0xFF
    13C4: B0 0C    JNZ   0x13D1
    13C6: 3D 0B FF CMP   [X+11],0xFF
    13C9: B0 07    JNZ   0x13D1
    13CB: 56 0B 00 MOV   [X+11],0x0
    13CE: 56 0A 00 MOV   [X+10],0x0
    13D1: 3D 04 00 CMP   [X+4],0x0
    13D4: B0 06    JNZ   0x13DB
    13D6: 3D 05 00 CMP   [X+5],0x0
    13D9: A0 23    JZ    0x13FD
    13DB: 52 06    MOV   A,[X+6]
    13DD: 08       PUSH  A
    13DE: 52 07    MOV   A,[X+7]
    13E0: 08       PUSH  A
    13E1: 7C 1C E2 LCALL _strlenLMM
    13E4: 38 FE    ADD   SP,0xFE
    13E6: 62 D0 00 MOV   REG[0xD0],0x0
    13E9: 52 05    MOV   A,[X+5]
    13EB: 12 4E    SUB   A,[__r1]
    13ED: 53 4E    MOV   [__r1],A
    13EF: 52 04    MOV   A,[X+4]
    13F1: 1A 4F    SBB   A,[__r0]
    13F3: 53 4F    MOV   [__r0],A
    13F5: 51 4E    MOV   A,[__r1]
    13F7: 54 05    MOV   [X+5],A
    13F9: 51 4F    MOV   A,[__r0]
    13FB: 54 04    MOV   [X+4],A
    13FD: 3D 0A 00 CMP   [X+10],0x0
    1400: B0 14    JNZ   0x1415
    1402: 3D 0B 00 CMP   [X+11],0x0
    1405: B0 0F    JNZ   0x1415
    1407: 52 06    MOV   A,[X+6]
    1409: 08       PUSH  A
    140A: 52 07    MOV   A,[X+7]
    140C: 08       PUSH  A
    140D: 7C 1C E2 LCALL _strlenLMM
    1410: 38 FE    ADD   SP,0xFE
    1412: 7C 33 B1 LCALL 0x33B1
    1415: 3D 04 00 CMP   [X+4],0x0
    1418: B0 06    JNZ   0x141F
    141A: 3D 05 00 CMP   [X+5],0x0
    141D: A0 1C    JZ    0x143A
    141F: 62 D0 00 MOV   REG[0xD0],0x0
    1422: 52 03    MOV   A,[X+3]
    1424: 21 08    AND   A,0x8
    1426: 53 4E    MOV   [__r1],A
    1428: 52 02    MOV   A,[X+2]
    142A: 21 00    AND   A,0x0
    142C: 39 00    CMP   A,0x0
    142E: B0 06    JNZ   0x1435
    1430: 3C 4E 00 CMP   [__r1],0x0
    1433: A0 06    JZ    0x143A
    1435: 7B 05    DEC   [X+5]
    1437: 1F 04 00 SBB   [X+4],0x0
    143A: 62 D0 00 MOV   REG[0xD0],0x0
    143D: 52 03    MOV   A,[X+3]
    143F: 21 10    AND   A,0x10
    1441: 53 4E    MOV   [__r1],A
    1443: 52 02    MOV   A,[X+2]
    1445: 21 00    AND   A,0x0
    1447: 39 00    CMP   A,0x0
    1449: B0 06    JNZ   0x1450
    144B: 3C 4E 00 CMP   [__r1],0x0
    144E: A0 75    JZ    0x14C4
    1450: 62 D0 00 MOV   REG[0xD0],0x0
    1453: 52 03    MOV   A,[X+3]
    1455: 21 08    AND   A,0x8
    1457: 53 4E    MOV   [__r1],A
    1459: 52 02    MOV   A,[X+2]
    145B: 21 00    AND   A,0x0
    145D: 39 00    CMP   A,0x0
    145F: B0 06    JNZ   0x1466
    1461: 3C 4E 00 CMP   [__r1],0x0
    1464: A0 1B    JZ    0x1480
    1466: 10       PUSH  X
    1467: 52 0E    MOV   A,[X+14]
    1469: 08       PUSH  A
    146A: 62 D0 00 MOV   REG[0xD0],0x0
    146D: 52 FC    MOV   A,[X-4]
    146F: 53 4E    MOV   [__r1],A
    1471: 52 FB    MOV   A,[X-5]
    1473: 58 4E    MOV   X,[__r1]
    1475: 7C 1D 2C LCALL __plcall
    1478: 38 FF    ADD   SP,0xFF
    147A: 20       POP   X
    147B: 77 09    INC   [X+9]
    147D: 0F 08 00 ADC   [X+8],0x0
    1480: 62 D0 00 MOV   REG[0xD0],0x0
    1483: 52 03    MOV   A,[X+3]
    1485: 21 04    AND   A,0x4
    1487: 53 4E    MOV   [__r1],A
    1489: 52 02    MOV   A,[X+2]
    148B: 21 00    AND   A,0x0
    148D: 39 00    CMP   A,0x0
    148F: B0 C5    JNZ   0x1555
    1491: 3C 4E 00 CMP   [__r1],0x0
    1494: B0 C0    JNZ   0x1555
    1496: 80 20    JMP   0x14B7
    1498: 10       PUSH  X
    1499: 50 30    MOV   A,0x30
    149B: 08       PUSH  A
    149C: 62 D0 00 MOV   REG[0xD0],0x0
    149F: 52 FC    MOV   A,[X-4]
    14A1: 53 4E    MOV   [__r1],A
    14A3: 52 FB    MOV   A,[X-5]
    14A5: 58 4E    MOV   X,[__r1]
    14A7: 7C 1D 2C LCALL __plcall
    14AA: 38 FF    ADD   SP,0xFF
    14AC: 20       POP   X
    14AD: 77 09    INC   [X+9]
    14AF: 0F 08 00 ADC   [X+8],0x0
    14B2: 7B 05    DEC   [X+5]
    14B4: 1F 04 00 SBB   [X+4],0x0
    14B7: 50 00    MOV   A,0x0
    14B9: 13 05    SUB   A,[X+5]
    14BB: 52 04    MOV   A,[X+4]
    14BD: 7C 31 EA LCALL 0x31EA
    14C0: CF D7    JC    0x1498
    14C2: 80 92    JMP   0x1555
    14C4: 62 D0 00 MOV   REG[0xD0],0x0
    14C7: 52 03    MOV   A,[X+3]
    14C9: 21 04    AND   A,0x4
    14CB: 53 4E    MOV   [__r1],A
    14CD: 52 02    MOV   A,[X+2]
    14CF: 21 00    AND   A,0x0
    14D1: 39 00    CMP   A,0x0
    14D3: B0 32    JNZ   0x1506
    14D5: 3C 4E 00 CMP   [__r1],0x0
    14D8: B0 2D    JNZ   0x1506
    14DA: 80 20    JMP   0x14FB
    14DC: 10       PUSH  X
    14DD: 50 20    MOV   A,0x20
    14DF: 08       PUSH  A
    14E0: 62 D0 00 MOV   REG[0xD0],0x0
    14E3: 52 FC    MOV   A,[X-4]
    14E5: 53 4E    MOV   [__r1],A
    14E7: 52 FB    MOV   A,[X-5]
    14E9: 58 4E    MOV   X,[__r1]
    14EB: 7C 1D 2C LCALL __plcall
    14EE: 38 FF    ADD   SP,0xFF
    14F0: 20       POP   X
    14F1: 77 09    INC   [X+9]
    14F3: 0F 08 00 ADC   [X+8],0x0
    14F6: 7B 05    DEC   [X+5]
    14F8: 1F 04 00 SBB   [X+4],0x0
    14FB: 50 00    MOV   A,0x0
    14FD: 13 05    SUB   A,[X+5]
    14FF: 52 04    MOV   A,[X+4]
    1501: 7C 31 EA LCALL 0x31EA
    1504: CF D7    JC    0x14DC
    1506: 62 D0 00 MOV   REG[0xD0],0x0
    1509: 52 03    MOV   A,[X+3]
    150B: 21 08    AND   A,0x8
    150D: 53 4E    MOV   [__r1],A
    150F: 52 02    MOV   A,[X+2]
    1511: 21 00    AND   A,0x0
    1513: 39 00    CMP   A,0x0
    1515: B0 06    JNZ   0x151C
    1517: 3C 4E 00 CMP   [__r1],0x0
    151A: A0 3A    JZ    0x1555
    151C: 10       PUSH  X
    151D: 52 0E    MOV   A,[X+14]
    151F: 08       PUSH  A
    1520: 62 D0 00 MOV   REG[0xD0],0x0
    1523: 52 FC    MOV   A,[X-4]
    1525: 53 4E    MOV   [__r1],A
    1527: 52 FB    MOV   A,[X-5]
    1529: 58 4E    MOV   X,[__r1]
    152B: 7C 1D 2C LCALL __plcall
    152E: 38 FF    ADD   SP,0xFF
    1530: 20       POP   X
    1531: 77 09    INC   [X+9]
    1533: 0F 08 00 ADC   [X+8],0x0
    1536: 80 1E    JMP   0x1555
    1538: 7C 32 93 LCALL 0x3293
    153B: 10       PUSH  X
    153C: 08       PUSH  A
    153D: 52 FC    MOV   A,[X-4]
    153F: 53 4E    MOV   [__r1],A
    1541: 52 FB    MOV   A,[X-5]
    1543: 58 4E    MOV   X,[__r1]
    1545: 7C 1D 2C LCALL __plcall
    1548: 38 FF    ADD   SP,0xFF
    154A: 20       POP   X
    154B: 77 09    INC   [X+9]
    154D: 0F 08 00 ADC   [X+8],0x0
    1550: 77 07    INC   [X+7]
    1552: 0F 06 00 ADC   [X+6],0x0
    1555: 7C 32 93 LCALL 0x3293
    1558: 39 00    CMP   A,0x0
    155A: A0 1F    JZ    0x157A
    155C: 52 0B    MOV   A,[X+11]
    155E: 53 4E    MOV   [__r1],A
    1560: 52 0A    MOV   A,[X+10]
    1562: 53 4F    MOV   [__r0],A
    1564: 51 4E    MOV   A,[__r1]
    1566: 11 01    SUB   A,0x1
    1568: 54 0B    MOV   [X+11],A
    156A: 51 4F    MOV   A,[__r0]
    156C: 19 00    SBB   A,0x0
    156E: 54 0A    MOV   [X+10],A
    1570: 3C 4F 00 CMP   [__r0],0x0
    1573: BF C4    JNZ   0x1538
    1575: 3C 4E 00 CMP   [__r1],0x0
    1578: BF BF    JNZ   0x1538
    157A: 62 D0 00 MOV   REG[0xD0],0x0
    157D: 52 03    MOV   A,[X+3]
    157F: 21 04    AND   A,0x4
    1581: 53 4E    MOV   [__r1],A
    1583: 52 02    MOV   A,[X+2]
    1585: 21 00    AND   A,0x0
    1587: 39 00    CMP   A,0x0
    1589: B0 06    JNZ   0x1590
    158B: 3C 4E 00 CMP   [__r1],0x0
    158E: A0 DD    JZ    0x166C
    1590: 80 20    JMP   0x15B1
    1592: 10       PUSH  X
    1593: 50 20    MOV   A,0x20
    1595: 08       PUSH  A
    1596: 62 D0 00 MOV   REG[0xD0],0x0
    1599: 52 FC    MOV   A,[X-4]
    159B: 53 4E    MOV   [__r1],A
    159D: 52 FB    MOV   A,[X-5]
    159F: 58 4E    MOV   X,[__r1]
    15A1: 7C 1D 2C LCALL __plcall
    15A4: 38 FF    ADD   SP,0xFF
    15A6: 20       POP   X
    15A7: 77 09    INC   [X+9]
    15A9: 0F 08 00 ADC   [X+8],0x0
    15AC: 7B 05    DEC   [X+5]
    15AE: 1F 04 00 SBB   [X+4],0x0
    15B1: 50 00    MOV   A,0x0
    15B3: 13 05    SUB   A,[X+5]
    15B5: 52 04    MOV   A,[X+4]
    15B7: 7C 31 EA LCALL 0x31EA
    15BA: CF D7    JC    0x1592
    15BC: 80 AF    JMP   0x166C
    15BE: 56 1C 01 MOV   [X+28],0x1
    15C1: 56 1B 00 MOV   [X+27],0x0
    15C4: 80 1F    JMP   0x15E4
    15C6: 56 1C 02 MOV   [X+28],0x2
    15C9: 56 1B 00 MOV   [X+27],0x0
    15CC: 80 17    JMP   0x15E4
    15CE: 56 1C 00 MOV   [X+28],0x0
    15D1: 56 1B 00 MOV   [X+27],0x0
    15D4: 80 0F    JMP   0x15E4
    15D6: 56 1C 03 MOV   [X+28],0x3
    15D9: 56 1B 00 MOV   [X+27],0x0
    15DC: 80 07    JMP   0x15E4
    15DE: 56 1C 04 MOV   [X+28],0x4
    15E1: 56 1B 00 MOV   [X+27],0x0
    15E4: 07 F8 FC ADD   [X-8],0xFC
    15E7: 7C 32 07 LCALL 0x3207
    15EA: 54 1D    MOV   [X+29],A
    15EC: 3E 4E    MVI   A,[__r1]
    15EE: 54 1E    MOV   [X+30],A
    15F0: 3E 4E    MVI   A,[__r1]
    15F2: 54 1F    MOV   [X+31],A
    15F4: 3E 4E    MVI   A,[__r1]
    15F6: 54 20    MOV   [X+32],A
    15F8: 3D 0A FF CMP   [X+10],0xFF
    15FB: B0 0C    JNZ   0x1608
    15FD: 3D 0B FF CMP   [X+11],0xFF
    1600: B0 07    JNZ   0x1608
    1602: 56 0B 06 MOV   [X+11],0x6
    1605: 56 0A 00 MOV   [X+10],0x0
    1608: 52 0A    MOV   A,[X+10]
    160A: 08       PUSH  A
    160B: 52 0B    MOV   A,[X+11]
    160D: 08       PUSH  A
    160E: 52 04    MOV   A,[X+4]
    1610: 08       PUSH  A
    1611: 52 05    MOV   A,[X+5]
    1613: 08       PUSH  A
    1614: 52 02    MOV   A,[X+2]
    1616: 08       PUSH  A
    1617: 52 03    MOV   A,[X+3]
    1619: 08       PUSH  A
    161A: 52 1D    MOV   A,[X+29]
    161C: 08       PUSH  A
    161D: 52 1E    MOV   A,[X+30]
    161F: 08       PUSH  A
    1620: 52 1F    MOV   A,[X+31]
    1622: 08       PUSH  A
    1623: 52 20    MOV   A,[X+32]
    1625: 08       PUSH  A
    1626: 52 1B    MOV   A,[X+27]
    1628: 08       PUSH  A
    1629: 52 1C    MOV   A,[X+28]
    162B: 08       PUSH  A
    162C: 50 00    MOV   A,0x0
    162E: 08       PUSH  A
    162F: 50 08    MOV   A,0x8
    1631: 08       PUSH  A
    1632: 7C 26 35 LCALL __FormatFP_1
    1635: 38 F2    ADD   SP,0xF2
    1637: 62 D0 00 MOV   REG[0xD0],0x0
    163A: 51 4E    MOV   A,[__r1]
    163C: 54 07    MOV   [X+7],A
    163E: 51 4F    MOV   A,[__r0]
    1640: 54 06    MOV   [X+6],A
    1642: 80 22    JMP   0x1665
    1644: 62 D0 00 MOV   REG[0xD0],0x0
    1647: 7C 33 49 LCALL 0x3349
    164A: 51 4F    MOV   A,[__r0]
    164C: 60 D4    MOV   REG[0xD4],A
    164E: 3E 4E    MVI   A,[__r1]
    1650: 10       PUSH  X
    1651: 08       PUSH  A
    1652: 52 FC    MOV   A,[X-4]
    1654: 53 4E    MOV   [__r1],A
    1656: 52 FB    MOV   A,[X-5]
    1658: 58 4E    MOV   X,[__r1]
    165A: 7C 1D 2C LCALL __plcall
    165D: 38 FF    ADD   SP,0xFF
    165F: 20       POP   X
    1660: 77 09    INC   [X+9]
    1662: 0F 08 00 ADC   [X+8],0x0
    1665: 7C 32 93 LCALL 0x3293
    1668: 39 00    CMP   A,0x0
    166A: BF D9    JNZ   0x1644
    166C: 77 FA    INC   [X-6]
    166E: 0F F9 00 ADC   [X-7],0x0
    1671: 7C 31 AB LCALL 0x31AB
    1674: 39 00    CMP   A,0x0
    1676: A0 04    JZ    0x167B
    1678: 7D 0B E5 LJMP  0x0BE5
    167B: 52 09    MOV   A,[X+9]
    167D: 53 4E    MOV   [__r1],A
    167F: 52 08    MOV   A,[X+8]
    1681: 53 4F    MOV   [__r0],A
    1683: 38 DF    ADD   SP,0xDF
    1685: 20       POP   X
    1686: 7F       RET   
    1687: 10       PUSH  X
    1688: 4F       MOV   X,SP
    1689: 38 04    ADD   SP,0x4
    168B: 80 06    JMP   0x1692
    168D: 77 FC    INC   [X-4]
    168F: 0F FB 00 ADC   [X-5],0x0
    1692: 7C 32 CD LCALL 0x32CD
    1695: 53 4E    MOV   [__r1],A
    1697: 50 00    MOV   A,0x0
    1699: 08       PUSH  A
    169A: 51 4E    MOV   A,[__r1]
    169C: 08       PUSH  A
    169D: 7C 25 B0 LCALL _isspace
    16A0: 38 FE    ADD   SP,0xFE
    16A2: 62 D0 00 MOV   REG[0xD0],0x0
    16A5: 3C 4F 00 CMP   [__r0],0x0
    16A8: BF E4    JNZ   0x168D
    16AA: 3C 4E 00 CMP   [__r1],0x0
    16AD: BF DF    JNZ   0x168D
    16AF: 56 03 00 MOV   [X+3],0x0
    16B2: 56 02 00 MOV   [X+2],0x0
    16B5: 52 FC    MOV   A,[X-4]
    16B7: 53 4E    MOV   [__r1],A
    16B9: 52 FB    MOV   A,[X-5]
    16BB: 10       PUSH  X
    16BC: 58 4E    MOV   X,[__r1]
    16BE: 28       ROMX  
    16BF: 20       POP   X
    16C0: 39 2D    CMP   A,0x2D
    16C2: B0 0E    JNZ   0x16D1
    16C4: 56 03 01 MOV   [X+3],0x1
    16C7: 56 02 00 MOV   [X+2],0x0
    16CA: 77 FC    INC   [X-4]
    16CC: 0F FB 00 ADC   [X-5],0x0
    16CF: 80 0D    JMP   0x16DD
    16D1: 7C 32 CD LCALL 0x32CD
    16D4: 39 2B    CMP   A,0x2B
    16D6: B0 06    JNZ   0x16DD
    16D8: 77 FC    INC   [X-4]
    16DA: 0F FB 00 ADC   [X-5],0x0
    16DD: 56 01 00 MOV   [X+1],0x0
    16E0: 56 00 00 MOV   [X+0],0x0
    16E3: 80 6D    JMP   0x1751
    16E5: 7C 32 A1 LCALL 0x32A1
    16E8: 51 4E    MOV   A,[__r1]
    16EA: 01 01    ADD   A,0x1
    16EC: 54 FC    MOV   [X-4],A
    16EE: 51 4F    MOV   A,[__r0]
    16F0: 09 00    ADC   A,0x0
    16F2: 54 FB    MOV   [X-5],A
    16F4: 52 01    MOV   A,[X+1]
    16F6: 53 4C    MOV   [__r3],A
    16F8: 52 00    MOV   A,[X+0]
    16FA: 53 4D    MOV   [__r2],A
    16FC: 55 4A 0A MOV   [__r5],0xA
    16FF: 55 4B 00 MOV   [__r4],0x0
    1702: 55 43 00 MOV   [__rX],0x0
    1705: 55 42 00 MOV   [__rY],0x0
    1708: 3C 4B 00 CMP   [__r4],0x0
    170B: B0 06    JNZ   0x1712
    170D: 3C 4A 00 CMP   [__r5],0x0
    1710: A0 1A    JZ    0x172B
    1712: 70 FB    AND   F,0xFB
    1714: 6E 4B    RRC   [__r4]
    1716: 6E 4A    RRC   [__r5]
    1718: D0 0C    JNC   0x1725
    171A: 62 D0 00 MOV   REG[0xD0],0x0
    171D: 51 4C    MOV   A,[__r3]
    171F: 04 43    ADD   [__rX],A
    1721: 51 4D    MOV   A,[__r2]
    1723: 0C 42    ADC   [__rY],A
    1725: 65 4C    ASL   [__r3]
    1727: 6B 4D    RLC   [__r2]
    1729: 8F DE    JMP   0x1708
    172B: 5F 4C 43 MOV   [__r3],[__rX]
    172E: 5F 4D 42 MOV   [__r2],[__rY]
    1731: 62 D0 00 MOV   REG[0xD0],0x0
    1734: 51 4F    MOV   A,[__r0]
    1736: 7C 33 69 LCALL 0x3369
    1739: 51 4C    MOV   A,[__r3]
    173B: 02 4E    ADD   A,[__r1]
    173D: 53 4E    MOV   [__r1],A
    173F: 51 4D    MOV   A,[__r2]
    1741: 0A 4F    ADC   A,[__r0]
    1743: 53 4F    MOV   [__r0],A
    1745: 51 4E    MOV   A,[__r1]
    1747: 11 30    SUB   A,0x30
    1749: 54 01    MOV   [X+1],A
    174B: 51 4F    MOV   A,[__r0]
    174D: 19 00    SBB   A,0x0
    174F: 54 00    MOV   [X+0],A
    1751: 7C 32 CD LCALL 0x32CD
    1754: 53 4E    MOV   [__r1],A
    1756: 50 00    MOV   A,0x0
    1758: 08       PUSH  A
    1759: 51 4E    MOV   A,[__r1]
    175B: 08       PUSH  A
    175C: 7C 25 7C LCALL _isdigit
    175F: 38 FE    ADD   SP,0xFE
    1761: 62 D0 00 MOV   REG[0xD0],0x0
    1764: 3C 4F 00 CMP   [__r0],0x0
    1767: BF 7D    JNZ   0x16E5
    1769: 3C 4E 00 CMP   [__r1],0x0
    176C: BF 78    JNZ   0x16E5
    176E: 3D 02 00 CMP   [X+2],0x0
    1771: B0 06    JNZ   0x1778
    1773: 3D 03 00 CMP   [X+3],0x0
    1776: A0 14    JZ    0x178B
    1778: 62 D0 00 MOV   REG[0xD0],0x0
    177B: 52 01    MOV   A,[X+1]
    177D: 73       CPL   A
    177E: 11 FF    SUB   A,0xFF
    1780: 53 4E    MOV   [__r1],A
    1782: 52 00    MOV   A,[X+0]
    1784: 73       CPL   A
    1785: 19 FF    SBB   A,0xFF
    1787: 53 4F    MOV   [__r0],A
    1789: 80 04    JMP   0x178E
    178B: 7C 31 9F LCALL 0x319F
    178E: 38 FC    ADD   SP,0xFC
    1790: 20       POP   X
    1791: 7F       RET   
_strlenLMM:
    1CE2: 62 D0 00 MOV   REG[0xD0],0x0
    1CE5: 10       PUSH  X
    1CE6: 4F       MOV   X,SP
    1CE7: 52 FB    MOV   A,[X-5]
    1CE9: 60 D4    MOV   REG[0xD4],A
    1CEB: 80 03    JMP   0x1CEF
_strlen:
    1CED: 10       PUSH  X
    1CEE: 4F       MOV   X,SP
    1CEF: 55 4E 00 MOV   [__r1],0x0
    1CF2: 55 4F 00 MOV   [__r0],0x0
    1CF5: 52 FC    MOV   A,[X-4]
    1CF7: 53 4D    MOV   [__r2],A
    1CF9: 3E 4D    MVI   A,[__r2]
    1CFB: 39 00    CMP   A,0x0
    1CFD: A0 08    JZ    0x1D06
    1CFF: 76 4E    INC   [__r1]
    1D01: 0E 4F 00 ADC   [__r0],0x0
    1D04: 8F F4    JMP   0x1CF9
    1D06: 20       POP   X
    1D07: 7F       RET   
_cstrlenLMM:
    1D08: 62 D0 00 MOV   REG[0xD0],0x0
_cstrlen:
    1D0B: 10       PUSH  X
    1D0C: 4F       MOV   X,SP
    1D0D: 55 4E 00 MOV   [__r1],0x0
    1D10: 55 4F 00 MOV   [__r0],0x0
    1D13: 10       PUSH  X
    1D14: 52 FB    MOV   A,[X-5]
    1D16: 59 FC    MOV   X,[X-4]
    1D18: 28       ROMX  
    1D19: 20       POP   X
    1D1A: 39 00    CMP   A,0x0
    1D1C: A0 0D    JZ    0x1D2A
    1D1E: 76 4E    INC   [__r1]
    1D20: 0E 4F 00 ADC   [__r0],0x0
    1D23: 77 FC    INC   [X-4]
    1D25: 0F FB 00 ADC   [X-5],0x0
    1D28: 8F EA    JMP   0x1D13
    1D2A: 20       POP   X
    1D2B: 7F       RET   
__plcall:
    1D2C: 53 43    MOV   [__rX],A
    1D2E: 28       ROMX  
    1D2F: 08       PUSH  A
    1D30: 51 43    MOV   A,[__rX]
    1D32: 75       INC   X
    1D33: 09 00    ADC   A,0x0
    1D35: 28       ROMX  
    1D36: 08       PUSH  A
    1D37: 7F       RET   
_itoa:
    1D38: 10       PUSH  X
    1D39: 4F       MOV   X,SP
    1D3A: 38 09    ADD   SP,0x9
    1D3C: 52 FA    MOV   A,[X-6]
    1D3E: 54 03    MOV   [X+3],A
    1D40: 52 F9    MOV   A,[X-7]
    1D42: 54 02    MOV   [X+2],A
    1D44: 3D F9 00 CMP   [X-7],0x0
    1D47: B0 0B    JNZ   0x1D53
    1D49: 3D FA 00 CMP   [X-6],0x0
    1D4C: B0 06    JNZ   0x1D53
    1D4E: 7C 32 6B LCALL 0x326B
    1D51: 81 09    JMP   0x1E5B
    1D53: 52 FA    MOV   A,[X-6]
    1D55: 11 00    SUB   A,0x0
    1D57: 52 F9    MOV   A,[X-7]
    1D59: 31 80    XOR   A,0x80
    1D5B: 19 80    SBB   A,0x80
    1D5D: D0 1E    JNC   0x1D7C
    1D5F: 3D F7 00 CMP   [X-9],0x0
    1D62: B0 19    JNZ   0x1D7C
    1D64: 3D F8 0A CMP   [X-8],0xA
    1D67: B0 14    JNZ   0x1D7C
    1D69: 56 06 01 MOV   [X+6],0x1
    1D6C: 62 D0 00 MOV   REG[0xD0],0x0
    1D6F: 52 03    MOV   A,[X+3]
    1D71: 73       CPL   A
    1D72: 53 4E    MOV   [__r1],A
    1D74: 52 02    MOV   A,[X+2]
    1D76: 73       CPL   A
    1D77: 7C 33 3A LCALL 0x333A
    1D7A: 80 04    JMP   0x1D7F
    1D7C: 56 06 00 MOV   [X+6],0x0
    1D7F: 52 FC    MOV   A,[X-4]
    1D81: 54 01    MOV   [X+1],A
    1D83: 52 FB    MOV   A,[X-5]
    1D85: 54 00    MOV   [X+0],A
    1D87: 62 D0 00 MOV   REG[0xD0],0x0
    1D8A: 52 F7    MOV   A,[X-9]
    1D8C: 08       PUSH  A
    1D8D: 52 F8    MOV   A,[X-8]
    1D8F: 08       PUSH  A
    1D90: 52 02    MOV   A,[X+2]
    1D92: 08       PUSH  A
    1D93: 52 03    MOV   A,[X+3]
    1D95: 08       PUSH  A
    1D96: 7C 17 92 LCALL 0x1792
    1D99: 38 FE    ADD   SP,0xFE
    1D9B: 18       POP   A
    1D9C: 53 4E    MOV   [__r1],A
    1D9E: 18       POP   A
    1D9F: 53 4F    MOV   [__r0],A
    1DA1: 51 4E    MOV   A,[__r1]
    1DA3: 54 08    MOV   [X+8],A
    1DA5: 51 4F    MOV   A,[__r0]
    1DA7: 54 07    MOV   [X+7],A
    1DA9: 50 09    MOV   A,0x9
    1DAB: 13 08    SUB   A,[X+8]
    1DAD: 52 07    MOV   A,[X+7]
    1DAF: 31 80    XOR   A,0x80
    1DB1: 53 43    MOV   [__rX],A
    1DB3: 50 80    MOV   A,0x80
    1DB5: 1A 43    SBB   A,[__rX]
    1DB7: C0 0D    JC    0x1DC5
    1DB9: 7C 31 72 LCALL <created procedures>
    1DBC: 52 08    MOV   A,[X+8]
    1DBE: 01 30    ADD   A,0x30
    1DC0: 7C 31 DF LCALL 0x31DF
    1DC3: 80 0B    JMP   0x1DCF
    1DC5: 7C 31 72 LCALL <created procedures>
    1DC8: 52 08    MOV   A,[X+8]
    1DCA: 01 57    ADD   A,0x57
    1DCC: 7C 31 DF LCALL 0x31DF
    1DCF: 52 F7    MOV   A,[X-9]
    1DD1: 08       PUSH  A
    1DD2: 52 F8    MOV   A,[X-8]
    1DD4: 08       PUSH  A
    1DD5: 52 02    MOV   A,[X+2]
    1DD7: 08       PUSH  A
    1DD8: 52 03    MOV   A,[X+3]
    1DDA: 08       PUSH  A
    1DDB: 62 D0 00 MOV   REG[0xD0],0x0
    1DDE: 7C 17 92 LCALL 0x1792
    1DE1: 18       POP   A
    1DE2: 54 03    MOV   [X+3],A
    1DE4: 18       POP   A
    1DE5: 54 02    MOV   [X+2],A
    1DE7: 38 FE    ADD   SP,0xFE
    1DE9: 3D 02 00 CMP   [X+2],0x0
    1DEC: BF 9A    JNZ   0x1D87
    1DEE: 3D 03 00 CMP   [X+3],0x0
    1DF1: BF 95    JNZ   0x1D87
    1DF3: 3D 06 00 CMP   [X+6],0x0
    1DF6: A0 0C    JZ    0x1E03
    1DF8: 7C 31 72 LCALL <created procedures>
    1DFB: 51 4F    MOV   A,[__r0]
    1DFD: 60 D5    MOV   REG[0xD5],A
    1DFF: 50 2D    MOV   A,0x2D
    1E01: 3F 4E    MVI   [__r1],A
    1E03: 7C 31 9F LCALL 0x319F
    1E06: 7C 31 F6 LCALL 0x31F6
    1E09: 50 00    MOV   A,0x0
    1E0B: 3F 4E    MVI   [__r1],A
    1E0D: 52 FC    MOV   A,[X-4]
    1E0F: 54 05    MOV   [X+5],A
    1E11: 52 FB    MOV   A,[X-5]
    1E13: 54 04    MOV   [X+4],A
    1E15: 80 38    JMP   0x1E4E
    1E17: 62 D0 00 MOV   REG[0xD0],0x0
    1E1A: 52 05    MOV   A,[X+5]
    1E1C: 53 4E    MOV   [__r1],A
    1E1E: 52 04    MOV   A,[X+4]
    1E20: 60 D4    MOV   REG[0xD4],A
    1E22: 3E 4E    MVI   A,[__r1]
    1E24: 54 06    MOV   [X+6],A
    1E26: 52 05    MOV   A,[X+5]
    1E28: 53 4E    MOV   [__r1],A
    1E2A: 52 04    MOV   A,[X+4]
    1E2C: 53 4F    MOV   [__r0],A
    1E2E: 51 4E    MOV   A,[__r1]
    1E30: 01 01    ADD   A,0x1
    1E32: 54 05    MOV   [X+5],A
    1E34: 51 4F    MOV   A,[__r0]
    1E36: 09 00    ADC   A,0x0
    1E38: 54 04    MOV   [X+4],A
    1E3A: 52 01    MOV   A,[X+1]
    1E3C: 53 4C    MOV   [__r3],A
    1E3E: 52 00    MOV   A,[X+0]
    1E40: 60 D4    MOV   REG[0xD4],A
    1E42: 3E 4C    MVI   A,[__r3]
    1E44: 7C 31 DF LCALL 0x31DF
    1E47: 7C 31 C6 LCALL 0x31C6
    1E4A: 52 06    MOV   A,[X+6]
    1E4C: 3F 4E    MVI   [__r1],A
    1E4E: 52 05    MOV   A,[X+5]
    1E50: 13 01    SUB   A,[X+1]
    1E52: 52 04    MOV   A,[X+4]
    1E54: 1B 00    SBB   A,[X+0]
    1E56: CF C0    JC    0x1E17
    1E58: 7C 32 A1 LCALL 0x32A1
    1E5B: 38 F7    ADD   SP,0xF7
    1E5D: 20       POP   X
    1E5E: 7F       RET   
_ltoa:
    1E5F: 10       PUSH  X
    1E60: 4F       MOV   X,SP
    1E61: 38 0B    ADD   SP,0xB
    1E63: 52 F7    MOV   A,[X-9]
    1E65: 54 02    MOV   [X+2],A
    1E67: 52 F8    MOV   A,[X-8]
    1E69: 54 03    MOV   [X+3],A
    1E6B: 52 F9    MOV   A,[X-7]
    1E6D: 54 04    MOV   [X+4],A
    1E6F: 52 FA    MOV   A,[X-6]
    1E71: 54 05    MOV   [X+5],A
    1E73: 3D F7 00 CMP   [X-9],0x0
    1E76: B0 15    JNZ   0x1E8C
    1E78: 3D F8 00 CMP   [X-8],0x0
    1E7B: B0 10    JNZ   0x1E8C
    1E7D: 3D F9 00 CMP   [X-7],0x0
    1E80: B0 0B    JNZ   0x1E8C
    1E82: 3D FA 00 CMP   [X-6],0x0
    1E85: B0 06    JNZ   0x1E8C
    1E87: 7C 32 6B LCALL 0x326B
    1E8A: 81 87    JMP   0x2012
    1E8C: 52 FA    MOV   A,[X-6]
    1E8E: 11 00    SUB   A,0x0
    1E90: 52 F9    MOV   A,[X-7]
    1E92: 19 00    SBB   A,0x0
    1E94: 52 F8    MOV   A,[X-8]
    1E96: 19 00    SBB   A,0x0
    1E98: 52 F7    MOV   A,[X-9]
    1E9A: 31 80    XOR   A,0x80
    1E9C: 19 80    SBB   A,0x80
    1E9E: D0 3B    JNC   0x1EDA
    1EA0: 3D F5 00 CMP   [X-11],0x0
    1EA3: B0 36    JNZ   0x1EDA
    1EA5: 3D F6 0A CMP   [X-10],0xA
    1EA8: B0 31    JNZ   0x1EDA
    1EAA: 56 08 01 MOV   [X+8],0x1
    1EAD: 62 D0 00 MOV   REG[0xD0],0x0
    1EB0: 52 02    MOV   A,[X+2]
    1EB2: 73       CPL   A
    1EB3: 53 4F    MOV   [__r0],A
    1EB5: 52 03    MOV   A,[X+3]
    1EB7: 73       CPL   A
    1EB8: 53 4E    MOV   [__r1],A
    1EBA: 52 04    MOV   A,[X+4]
    1EBC: 73       CPL   A
    1EBD: 53 4D    MOV   [__r2],A
    1EBF: 52 05    MOV   A,[X+5]
    1EC1: 73       CPL   A
    1EC2: 01 01    ADD   A,0x1
    1EC4: 54 05    MOV   [X+5],A
    1EC6: 51 4D    MOV   A,[__r2]
    1EC8: 09 00    ADC   A,0x0
    1ECA: 54 04    MOV   [X+4],A
    1ECC: 51 4E    MOV   A,[__r1]
    1ECE: 09 00    ADC   A,0x0
    1ED0: 54 03    MOV   [X+3],A
    1ED2: 51 4F    MOV   A,[__r0]
    1ED4: 09 00    ADC   A,0x0
    1ED6: 54 02    MOV   [X+2],A
    1ED8: 80 04    JMP   0x1EDD
    1EDA: 56 08 00 MOV   [X+8],0x0
    1EDD: 52 FC    MOV   A,[X-4]
    1EDF: 54 01    MOV   [X+1],A
    1EE1: 52 FB    MOV   A,[X-5]
    1EE3: 54 00    MOV   [X+0],A
    1EE5: 62 D0 00 MOV   REG[0xD0],0x0
    1EE8: 52 F6    MOV   A,[X-10]
    1EEA: 53 4C    MOV   [__r3],A
    1EEC: 52 F5    MOV   A,[X-11]
    1EEE: 53 4D    MOV   [__r2],A
    1EF0: 47 4D 80 TST   [__r2],0x80
    1EF3: A0 09    JZ    0x1EFD
    1EF5: 55 4E FF MOV   [__r1],0xFF
    1EF8: 55 4F FF MOV   [__r0],0xFF
    1EFB: 80 0A    JMP   0x1F06
    1EFD: 62 D0 00 MOV   REG[0xD0],0x0
    1F00: 55 4E 00 MOV   [__r1],0x0
    1F03: 55 4F 00 MOV   [__r0],0x0
    1F06: 62 D0 00 MOV   REG[0xD0],0x0
    1F09: 51 4F    MOV   A,[__r0]
    1F0B: 08       PUSH  A
    1F0C: 51 4E    MOV   A,[__r1]
    1F0E: 08       PUSH  A
    1F0F: 51 4D    MOV   A,[__r2]
    1F11: 08       PUSH  A
    1F12: 51 4C    MOV   A,[__r3]
    1F14: 08       PUSH  A
    1F15: 52 02    MOV   A,[X+2]
    1F17: 08       PUSH  A
    1F18: 52 03    MOV   A,[X+3]
    1F1A: 08       PUSH  A
    1F1B: 52 04    MOV   A,[X+4]
    1F1D: 08       PUSH  A
    1F1E: 52 05    MOV   A,[X+5]
    1F20: 08       PUSH  A
    1F21: 7C 17 9D LCALL 0x179D
    1F24: 38 FC    ADD   SP,0xFC
    1F26: 18       POP   A
    1F27: 53 4C    MOV   [__r3],A
    1F29: 18       POP   A
    1F2A: 53 4D    MOV   [__r2],A
    1F2C: 18       POP   A
    1F2D: 18       POP   A
    1F2E: 51 4C    MOV   A,[__r3]
    1F30: 53 4E    MOV   [__r1],A
    1F32: 51 4D    MOV   A,[__r2]
    1F34: 53 4F    MOV   [__r0],A
    1F36: 51 4E    MOV   A,[__r1]
    1F38: 54 0A    MOV   [X+10],A
    1F3A: 51 4F    MOV   A,[__r0]
    1F3C: 54 09    MOV   [X+9],A
    1F3E: 50 09    MOV   A,0x9
    1F40: 13 0A    SUB   A,[X+10]
    1F42: 52 09    MOV   A,[X+9]
    1F44: 31 80    XOR   A,0x80
    1F46: 53 43    MOV   [__rX],A
    1F48: 50 80    MOV   A,0x80
    1F4A: 1A 43    SBB   A,[__rX]
    1F4C: C0 0D    JC    0x1F5A
    1F4E: 7C 31 72 LCALL <created procedures>
    1F51: 52 0A    MOV   A,[X+10]
    1F53: 01 30    ADD   A,0x30
    1F55: 7C 31 DF LCALL 0x31DF
    1F58: 80 0B    JMP   0x1F64
    1F5A: 7C 31 72 LCALL <created procedures>
    1F5D: 52 0A    MOV   A,[X+10]
    1F5F: 01 57    ADD   A,0x57
    1F61: 7C 31 DF LCALL 0x31DF
    1F64: 62 D0 00 MOV   REG[0xD0],0x0
    1F67: 52 F6    MOV   A,[X-10]
    1F69: 53 4C    MOV   [__r3],A
    1F6B: 52 F5    MOV   A,[X-11]
    1F6D: 53 4D    MOV   [__r2],A
    1F6F: 47 4D 80 TST   [__r2],0x80
    1F72: A0 09    JZ    0x1F7C
    1F74: 55 4E FF MOV   [__r1],0xFF
    1F77: 55 4F FF MOV   [__r0],0xFF
    1F7A: 80 0A    JMP   0x1F85
    1F7C: 62 D0 00 MOV   REG[0xD0],0x0
    1F7F: 55 4E 00 MOV   [__r1],0x0
    1F82: 55 4F 00 MOV   [__r0],0x0
    1F85: 62 D0 00 MOV   REG[0xD0],0x0
    1F88: 51 4F    MOV   A,[__r0]
    1F8A: 08       PUSH  A
    1F8B: 51 4E    MOV   A,[__r1]
    1F8D: 08       PUSH  A
    1F8E: 51 4D    MOV   A,[__r2]
    1F90: 08       PUSH  A
    1F91: 51 4C    MOV   A,[__r3]
    1F93: 08       PUSH  A
    1F94: 52 02    MOV   A,[X+2]
    1F96: 08       PUSH  A
    1F97: 52 03    MOV   A,[X+3]
    1F99: 08       PUSH  A
    1F9A: 52 04    MOV   A,[X+4]
    1F9C: 08       PUSH  A
    1F9D: 52 05    MOV   A,[X+5]
    1F9F: 08       PUSH  A
    1FA0: 7C 17 9D LCALL 0x179D
    1FA3: 18       POP   A
    1FA4: 54 05    MOV   [X+5],A
    1FA6: 18       POP   A
    1FA7: 54 04    MOV   [X+4],A
    1FA9: 18       POP   A
    1FAA: 54 03    MOV   [X+3],A
    1FAC: 18       POP   A
    1FAD: 54 02    MOV   [X+2],A
    1FAF: 38 FC    ADD   SP,0xFC
    1FB1: 3D 02 00 CMP   [X+2],0x0
    1FB4: BF 30    JNZ   0x1EE5
    1FB6: 3D 03 00 CMP   [X+3],0x0
    1FB9: BF 2B    JNZ   0x1EE5
    1FBB: 3D 04 00 CMP   [X+4],0x0
    1FBE: BF 26    JNZ   0x1EE5
    1FC0: 3D 05 00 CMP   [X+5],0x0
    1FC3: BF 21    JNZ   0x1EE5
    1FC5: 3D 08 00 CMP   [X+8],0x0
    1FC8: A0 0C    JZ    0x1FD5
    1FCA: 7C 31 72 LCALL <created procedures>
    1FCD: 51 4F    MOV   A,[__r0]
    1FCF: 60 D5    MOV   REG[0xD5],A
    1FD1: 50 2D    MOV   A,0x2D
    1FD3: 3F 4E    MVI   [__r1],A
    1FD5: 7C 31 9F LCALL 0x319F
    1FD8: 7C 31 F6 LCALL 0x31F6
    1FDB: 50 00    MOV   A,0x0
    1FDD: 3F 4E    MVI   [__r1],A
    1FDF: 52 FC    MOV   A,[X-4]
    1FE1: 54 07    MOV   [X+7],A
    1FE3: 52 FB    MOV   A,[X-5]
    1FE5: 54 06    MOV   [X+6],A
    1FE7: 80 1D    JMP   0x2005
    1FE9: 7C 32 93 LCALL 0x3293
    1FEC: 54 08    MOV   [X+8],A
    1FEE: 7C 33 49 LCALL 0x3349
    1FF1: 52 01    MOV   A,[X+1]
    1FF3: 53 4C    MOV   [__r3],A
    1FF5: 52 00    MOV   A,[X+0]
    1FF7: 60 D4    MOV   REG[0xD4],A
    1FF9: 3E 4C    MVI   A,[__r3]
    1FFB: 7C 31 DF LCALL 0x31DF
    1FFE: 7C 31 C6 LCALL 0x31C6
    2001: 52 08    MOV   A,[X+8]
    2003: 3F 4E    MVI   [__r1],A
    2005: 52 07    MOV   A,[X+7]
    2007: 13 01    SUB   A,[X+1]
    2009: 52 06    MOV   A,[X+6]
    200B: 1B 00    SBB   A,[X+0]
    200D: CF DB    JC    0x1FE9
    200F: 7C 32 A1 LCALL 0x32A1
    2012: 38 F5    ADD   SP,0xF5
    2014: 20       POP   X
    2015: 7F       RET   
_ultoa:
    2016: 10       PUSH  X
    2017: 4F       MOV   X,SP
    2018: 38 07    ADD   SP,0x7
    201A: 52 FC    MOV   A,[X-4]
    201C: 54 01    MOV   [X+1],A
    201E: 52 FB    MOV   A,[X-5]
    2020: 54 00    MOV   [X+0],A
    2022: 62 D0 00 MOV   REG[0xD0],0x0
    2025: 52 F6    MOV   A,[X-10]
    2027: 53 4C    MOV   [__r3],A
    2029: 52 F5    MOV   A,[X-11]
    202B: 53 4D    MOV   [__r2],A
    202D: 47 4D 80 TST   [__r2],0x80
    2030: A0 09    JZ    0x203A
    2032: 55 4E FF MOV   [__r1],0xFF
    2035: 55 4F FF MOV   [__r0],0xFF
    2038: 80 0A    JMP   0x2043
    203A: 62 D0 00 MOV   REG[0xD0],0x0
    203D: 55 4E 00 MOV   [__r1],0x0
    2040: 55 4F 00 MOV   [__r0],0x0
    2043: 62 D0 00 MOV   REG[0xD0],0x0
    2046: 51 4F    MOV   A,[__r0]
    2048: 08       PUSH  A
    2049: 51 4E    MOV   A,[__r1]
    204B: 08       PUSH  A
    204C: 51 4D    MOV   A,[__r2]
    204E: 08       PUSH  A
    204F: 51 4C    MOV   A,[__r3]
    2051: 08       PUSH  A
    2052: 52 F7    MOV   A,[X-9]
    2054: 08       PUSH  A
    2055: 52 F8    MOV   A,[X-8]
    2057: 08       PUSH  A
    2058: 52 F9    MOV   A,[X-7]
    205A: 08       PUSH  A
    205B: 52 FA    MOV   A,[X-6]
    205D: 08       PUSH  A
    205E: 7C 17 9D LCALL 0x179D
    2061: 38 FC    ADD   SP,0xFC
    2063: 18       POP   A
    2064: 53 4C    MOV   [__r3],A
    2066: 18       POP   A
    2067: 53 4D    MOV   [__r2],A
    2069: 18       POP   A
    206A: 18       POP   A
    206B: 51 4C    MOV   A,[__r3]
    206D: 53 4E    MOV   [__r1],A
    206F: 51 4D    MOV   A,[__r2]
    2071: 53 4F    MOV   [__r0],A
    2073: 51 4E    MOV   A,[__r1]
    2075: 54 06    MOV   [X+6],A
    2077: 51 4F    MOV   A,[__r0]
    2079: 54 05    MOV   [X+5],A
    207B: 50 09    MOV   A,0x9
    207D: 13 06    SUB   A,[X+6]
    207F: 52 05    MOV   A,[X+5]
    2081: 31 80    XOR   A,0x80
    2083: 53 43    MOV   [__rX],A
    2085: 50 80    MOV   A,0x80
    2087: 1A 43    SBB   A,[__rX]
    2089: C0 0D    JC    0x2097
    208B: 7C 31 72 LCALL <created procedures>
    208E: 52 06    MOV   A,[X+6]
    2090: 01 30    ADD   A,0x30
    2092: 7C 31 DF LCALL 0x31DF
    2095: 80 0B    JMP   0x20A1
    2097: 7C 31 72 LCALL <created procedures>
    209A: 52 06    MOV   A,[X+6]
    209C: 01 57    ADD   A,0x57
    209E: 7C 31 DF LCALL 0x31DF
    20A1: 62 D0 00 MOV   REG[0xD0],0x0
    20A4: 52 F6    MOV   A,[X-10]
    20A6: 53 4C    MOV   [__r3],A
    20A8: 52 F5    MOV   A,[X-11]
    20AA: 53 4D    MOV   [__r2],A
    20AC: 47 4D 80 TST   [__r2],0x80
    20AF: A0 09    JZ    0x20B9
    20B1: 55 4E FF MOV   [__r1],0xFF
    20B4: 55 4F FF MOV   [__r0],0xFF
    20B7: 80 0A    JMP   0x20C2
    20B9: 62 D0 00 MOV   REG[0xD0],0x0
    20BC: 55 4E 00 MOV   [__r1],0x0
    20BF: 55 4F 00 MOV   [__r0],0x0
    20C2: 62 D0 00 MOV   REG[0xD0],0x0
    20C5: 51 4F    MOV   A,[__r0]
    20C7: 08       PUSH  A
    20C8: 51 4E    MOV   A,[__r1]
    20CA: 08       PUSH  A
    20CB: 51 4D    MOV   A,[__r2]
    20CD: 08       PUSH  A
    20CE: 51 4C    MOV   A,[__r3]
    20D0: 08       PUSH  A
    20D1: 52 F7    MOV   A,[X-9]
    20D3: 08       PUSH  A
    20D4: 52 F8    MOV   A,[X-8]
    20D6: 08       PUSH  A
    20D7: 52 F9    MOV   A,[X-7]
    20D9: 08       PUSH  A
    20DA: 52 FA    MOV   A,[X-6]
    20DC: 08       PUSH  A
    20DD: 7C 17 9D LCALL 0x179D
    20E0: 18       POP   A
    20E1: 54 FA    MOV   [X-6],A
    20E3: 18       POP   A
    20E4: 54 F9    MOV   [X-7],A
    20E6: 18       POP   A
    20E7: 54 F8    MOV   [X-8],A
    20E9: 18       POP   A
    20EA: 54 F7    MOV   [X-9],A
    20EC: 38 FC    ADD   SP,0xFC
    20EE: 3D F7 00 CMP   [X-9],0x0
    20F1: BF 30    JNZ   0x2022
    20F3: 3D F8 00 CMP   [X-8],0x0
    20F6: BF 2B    JNZ   0x2022
    20F8: 3D F9 00 CMP   [X-7],0x0
    20FB: BF 26    JNZ   0x2022
    20FD: 3D FA 00 CMP   [X-6],0x0
    2100: BF 21    JNZ   0x2022
    2102: 7C 31 9F LCALL 0x319F
    2105: 7C 31 F6 LCALL 0x31F6
    2108: 50 00    MOV   A,0x0
    210A: 3F 4E    MVI   [__r1],A
    210C: 52 FC    MOV   A,[X-4]
    210E: 54 03    MOV   [X+3],A
    2110: 52 FB    MOV   A,[X-5]
    2112: 54 02    MOV   [X+2],A
    2114: 80 2D    JMP   0x2142
    2116: 62 D0 00 MOV   REG[0xD0],0x0
    2119: 52 03    MOV   A,[X+3]
    211B: 53 4E    MOV   [__r1],A
    211D: 52 02    MOV   A,[X+2]
    211F: 60 D4    MOV   REG[0xD4],A
    2121: 3E 4E    MVI   A,[__r1]
    2123: 54 04    MOV   [X+4],A
    2125: 52 03    MOV   A,[X+3]
    2127: 53 4E    MOV   [__r1],A
    2129: 52 02    MOV   A,[X+2]
    212B: 7C 33 3A LCALL 0x333A
    212E: 52 01    MOV   A,[X+1]
    2130: 53 4C    MOV   [__r3],A
    2132: 52 00    MOV   A,[X+0]
    2134: 60 D4    MOV   REG[0xD4],A
    2136: 3E 4C    MVI   A,[__r3]
    2138: 7C 31 DF LCALL 0x31DF
    213B: 7C 31 C6 LCALL 0x31C6
    213E: 52 04    MOV   A,[X+4]
    2140: 3F 4E    MVI   [__r1],A
    2142: 52 03    MOV   A,[X+3]
    2144: 13 01    SUB   A,[X+1]
    2146: 52 02    MOV   A,[X+2]
    2148: 1B 00    SBB   A,[X+0]
    214A: CF CB    JC    0x2116
    214C: 7C 32 A1 LCALL 0x32A1
    214F: 38 F9    ADD   SP,0xF9
    2151: 20       POP   X
    2152: 7F       RET   
_utoa:
    2153: 10       PUSH  X
    2154: 4F       MOV   X,SP
    2155: 38 07    ADD   SP,0x7
    2157: 52 FC    MOV   A,[X-4]
    2159: 54 01    MOV   [X+1],A
    215B: 52 FB    MOV   A,[X-5]
    215D: 54 00    MOV   [X+0],A
    215F: 62 D0 00 MOV   REG[0xD0],0x0
    2162: 52 F7    MOV   A,[X-9]
    2164: 08       PUSH  A
    2165: 52 F8    MOV   A,[X-8]
    2167: 08       PUSH  A
    2168: 52 F9    MOV   A,[X-7]
    216A: 08       PUSH  A
    216B: 52 FA    MOV   A,[X-6]
    216D: 08       PUSH  A
    216E: 7C 17 92 LCALL 0x1792
    2171: 38 FE    ADD   SP,0xFE
    2173: 18       POP   A
    2174: 53 4E    MOV   [__r1],A
    2176: 18       POP   A
    2177: 53 4F    MOV   [__r0],A
    2179: 51 4E    MOV   A,[__r1]
    217B: 54 06    MOV   [X+6],A
    217D: 51 4F    MOV   A,[__r0]
    217F: 54 05    MOV   [X+5],A
    2181: 50 09    MOV   A,0x9
    2183: 13 06    SUB   A,[X+6]
    2185: 52 05    MOV   A,[X+5]
    2187: 31 80    XOR   A,0x80
    2189: 53 43    MOV   [__rX],A
    218B: 50 80    MOV   A,0x80
    218D: 1A 43    SBB   A,[__rX]
    218F: C0 0D    JC    0x219D
    2191: 7C 31 72 LCALL <created procedures>
    2194: 52 06    MOV   A,[X+6]
    2196: 01 30    ADD   A,0x30
    2198: 7C 31 DF LCALL 0x31DF
    219B: 80 0B    JMP   0x21A7
    219D: 7C 31 72 LCALL <created procedures>
    21A0: 52 06    MOV   A,[X+6]
    21A2: 01 57    ADD   A,0x57
    21A4: 7C 31 DF LCALL 0x31DF
    21A7: 52 F7    MOV   A,[X-9]
    21A9: 08       PUSH  A
    21AA: 52 F8    MOV   A,[X-8]
    21AC: 08       PUSH  A
    21AD: 52 F9    MOV   A,[X-7]
    21AF: 08       PUSH  A
    21B0: 52 FA    MOV   A,[X-6]
    21B2: 08       PUSH  A
    21B3: 62 D0 00 MOV   REG[0xD0],0x0
    21B6: 7C 17 92 LCALL 0x1792
    21B9: 18       POP   A
    21BA: 54 FA    MOV   [X-6],A
    21BC: 18       POP   A
    21BD: 54 F9    MOV   [X-7],A
    21BF: 38 FE    ADD   SP,0xFE
    21C1: 3D F9 00 CMP   [X-7],0x0
    21C4: BF 9A    JNZ   0x215F
    21C6: 3D FA 00 CMP   [X-6],0x0
    21C9: BF 95    JNZ   0x215F
    21CB: 7C 31 9F LCALL 0x319F
    21CE: 7C 31 F6 LCALL 0x31F6
    21D1: 50 00    MOV   A,0x0
    21D3: 3F 4E    MVI   [__r1],A
    21D5: 52 FC    MOV   A,[X-4]
    21D7: 54 03    MOV   [X+3],A
    21D9: 52 FB    MOV   A,[X-5]
    21DB: 54 02    MOV   [X+2],A
    21DD: 80 2D    JMP   0x220B
    21DF: 62 D0 00 MOV   REG[0xD0],0x0
    21E2: 52 03    MOV   A,[X+3]
    21E4: 53 4E    MOV   [__r1],A
    21E6: 52 02    MOV   A,[X+2]
    21E8: 60 D4    MOV   REG[0xD4],A
    21EA: 3E 4E    MVI   A,[__r1]
    21EC: 54 04    MOV   [X+4],A
    21EE: 52 03    MOV   A,[X+3]
    21F0: 53 4E    MOV   [__r1],A
    21F2: 52 02    MOV   A,[X+2]
    21F4: 7C 33 3A LCALL 0x333A
    21F7: 52 01    MOV   A,[X+1]
    21F9: 53 4C    MOV   [__r3],A
    21FB: 52 00    MOV   A,[X+0]
    21FD: 60 D4    MOV   REG[0xD4],A
    21FF: 3E 4C    MVI   A,[__r3]
    2201: 7C 31 DF LCALL 0x31DF
    2204: 7C 31 C6 LCALL 0x31C6
    2207: 52 04    MOV   A,[X+4]
    2209: 3F 4E    MVI   [__r1],A
    220B: 52 03    MOV   A,[X+3]
    220D: 13 01    SUB   A,[X+1]
    220F: 52 02    MOV   A,[X+2]
    2211: 1B 00    SBB   A,[X+0]
    2213: CF CB    JC    0x21DF
    2215: 7C 32 A1 LCALL 0x32A1
    2218: 38 F9    ADD   SP,0xF9
    221A: 20       POP   X
    221B: 7F       RET   
_ftoa:
    221C: 10       PUSH  X
    221D: 4F       MOV   X,SP
    221E: 38 16    ADD   SP,0x16
    2220: 62 D0 00 MOV   REG[0xD0],0x0
    2223: 52 F8    MOV   A,[X-8]
    2225: 53 4E    MOV   [__r1],A
    2227: 52 F7    MOV   A,[X-9]
    2229: 60 D5    MOV   REG[0xD5],A
    222B: 50 00    MOV   A,0x0
    222D: 3F 4E    MVI   [__r1],A
    222F: 3F 4E    MVI   [__r1],A
    2231: 08       PUSH  A
    2232: 08       PUSH  A
    2233: 08       PUSH  A
    2234: 08       PUSH  A
    2235: 52 F9    MOV   A,[X-7]
    2237: 08       PUSH  A
    2238: 52 FA    MOV   A,[X-6]
    223A: 08       PUSH  A
    223B: 52 FB    MOV   A,[X-5]
    223D: 08       PUSH  A
    223E: 52 FC    MOV   A,[X-4]
    2240: 08       PUSH  A
    2241: 7C 19 54 LCALL 0x1954
    2244: 38 F8    ADD   SP,0xF8
    2246: 39 00    CMP   A,0x0
    2248: B0 18    JNZ   0x2261
    224A: 62 D0 00 MOV   REG[0xD0],0x0
    224D: 55 32 30 MOV   [lcdStr+17],0x30
    2250: 55 33 2E MOV   [lcdStr+18],0x2E
    2253: 55 34 30 MOV   [lcdStr+19],0x30
    2256: 55 35 00 MOV   [lcdStr+20],0x0
    2259: 55 4E 32 MOV   [__r1],0x32
    225C: 55 4F 00 MOV   [__r0],0x0
    225F: 83 18    JMP   0x2578
    2261: 52 F9    MOV   A,[X-7]
    2263: 54 06    MOV   [X+6],A
    2265: 52 FA    MOV   A,[X-6]
    2267: 54 07    MOV   [X+7],A
    2269: 52 FB    MOV   A,[X-5]
    226B: 54 08    MOV   [X+8],A
    226D: 52 FC    MOV   A,[X-4]
    226F: 54 09    MOV   [X+9],A
    2271: 62 D0 00 MOV   REG[0xD0],0x0
    2274: 52 06    MOV   A,[X+6]
    2276: 53 4F    MOV   [__r0],A
    2278: 52 07    MOV   A,[X+7]
    227A: 53 4E    MOV   [__r1],A
    227C: 52 08    MOV   A,[X+8]
    227E: 53 4D    MOV   [__r2],A
    2280: 52 09    MOV   A,[X+9]
    2282: 53 4C    MOV   [__r3],A
    2284: 50 17    MOV   A,0x17
    2286: 7C 33 0D LCALL 0x330D
    2289: 51 4C    MOV   A,[__r3]
    228B: 11 7F    SUB   A,0x7F
    228D: 54 0B    MOV   [X+11],A
    228F: 50 00    MOV   A,0x0
    2291: 19 00    SBB   A,0x0
    2293: 54 0A    MOV   [X+10],A
    2295: 52 09    MOV   A,[X+9]
    2297: 53 4C    MOV   [__r3],A
    2299: 52 08    MOV   A,[X+8]
    229B: 53 4D    MOV   [__r2],A
    229D: 52 07    MOV   A,[X+7]
    229F: 53 4E    MOV   [__r1],A
    22A1: 52 06    MOV   A,[X+6]
    22A3: 21 00    AND   A,0x0
    22A5: 53 4F    MOV   [__r0],A
    22A7: 51 4C    MOV   A,[__r3]
    22A9: 54 13    MOV   [X+19],A
    22AB: 51 4D    MOV   A,[__r2]
    22AD: 54 12    MOV   [X+18],A
    22AF: 51 4E    MOV   A,[__r1]
    22B1: 29 80    OR    A,0x80
    22B3: 54 11    MOV   [X+17],A
    22B5: 51 4F    MOV   A,[__r0]
    22B7: 54 10    MOV   [X+16],A
    22B9: 56 02 00 MOV   [X+2],0x0
    22BC: 56 03 00 MOV   [X+3],0x0
    22BF: 56 04 00 MOV   [X+4],0x0
    22C2: 56 05 00 MOV   [X+5],0x0
    22C5: 56 0C 00 MOV   [X+12],0x0
    22C8: 56 0D 00 MOV   [X+13],0x0
    22CB: 56 0E 00 MOV   [X+14],0x0
    22CE: 56 0F 00 MOV   [X+15],0x0
    22D1: 52 0B    MOV   A,[X+11]
    22D3: 11 1F    SUB   A,0x1F
    22D5: 52 0A    MOV   A,[X+10]
    22D7: 31 80    XOR   A,0x80
    22D9: 19 80    SBB   A,0x80
    22DB: C0 19    JC    0x22F5
    22DD: 52 F8    MOV   A,[X-8]
    22DF: 53 4E    MOV   [__r1],A
    22E1: 52 F7    MOV   A,[X-9]
    22E3: 60 D5    MOV   REG[0xD5],A
    22E5: 50 FF    MOV   A,0xFF
    22E7: 3F 4E    MVI   [__r1],A
    22E9: 50 FE    MOV   A,0xFE
    22EB: 3F 4E    MVI   [__r1],A
    22ED: 55 4E 00 MOV   [__r1],0x0
    22F0: 55 4F 00 MOV   [__r0],0x0
    22F3: 82 84    JMP   0x2578
    22F5: 52 0B    MOV   A,[X+11]
    22F7: 11 E9    SUB   A,0xE9
    22F9: 52 0A    MOV   A,[X+10]
    22FB: 31 80    XOR   A,0x80
    22FD: 19 7F    SBB   A,0x7F
    22FF: D0 1A    JNC   0x231A
    2301: 62 D0 00 MOV   REG[0xD0],0x0
    2304: 52 F8    MOV   A,[X-8]
    2306: 53 4E    MOV   [__r1],A
    2308: 52 F7    MOV   A,[X-9]
    230A: 60 D5    MOV   REG[0xD5],A
    230C: 50 FF    MOV   A,0xFF
    230E: 3F 4E    MVI   [__r1],A
    2310: 3F 4E    MVI   [__r1],A
    2312: 55 4E 00 MOV   [__r1],0x0
    2315: 55 4F 00 MOV   [__r0],0x0
    2318: 82 5F    JMP   0x2578
    231A: 52 0B    MOV   A,[X+11]
    231C: 11 17    SUB   A,0x17
    231E: 52 0A    MOV   A,[X+10]
    2320: 31 80    XOR   A,0x80
    2322: 19 80    SBB   A,0x80
    2324: C0 28    JC    0x234D
    2326: 62 D0 00 MOV   REG[0xD0],0x0
    2329: 52 0B    MOV   A,[X+11]
    232B: 11 17    SUB   A,0x17
    232D: 53 4E    MOV   [__r1],A
    232F: 52 10    MOV   A,[X+16]
    2331: 53 4B    MOV   [__r4],A
    2333: 52 11    MOV   A,[X+17]
    2335: 53 4A    MOV   [__r5],A
    2337: 52 12    MOV   A,[X+18]
    2339: 53 49    MOV   [__r6],A
    233B: 52 13    MOV   A,[X+19]
    233D: 53 48    MOV   [__r7],A
    233F: 51 4E    MOV   A,[__r1]
    2341: 21 1F    AND   A,0x1F
    2343: A0 04    JZ    0x2348
    2345: 7C 33 2B LCALL 0x332B
    2348: 7C 33 90 LCALL 0x3390
    234B: 80 9F    JMP   0x23EB
    234D: 52 0B    MOV   A,[X+11]
    234F: 11 00    SUB   A,0x0
    2351: 52 0A    MOV   A,[X+10]
    2353: 31 80    XOR   A,0x80
    2355: 19 80    SBB   A,0x80
    2357: C0 59    JC    0x23B1
    2359: 62 D0 00 MOV   REG[0xD0],0x0
    235C: 50 17    MOV   A,0x17
    235E: 13 0B    SUB   A,[X+11]
    2360: 53 4E    MOV   [__r1],A
    2362: 52 10    MOV   A,[X+16]
    2364: 53 4B    MOV   [__r4],A
    2366: 52 11    MOV   A,[X+17]
    2368: 53 4A    MOV   [__r5],A
    236A: 52 12    MOV   A,[X+18]
    236C: 53 49    MOV   [__r6],A
    236E: 52 13    MOV   A,[X+19]
    2370: 53 48    MOV   [__r7],A
    2372: 51 4E    MOV   A,[__r1]
    2374: 21 1F    AND   A,0x1F
    2376: A0 04    JZ    0x237B
    2378: 7C 33 1C LCALL 0x331C
    237B: 7C 33 90 LCALL 0x3390
    237E: 52 0B    MOV   A,[X+11]
    2380: 01 01    ADD   A,0x1
    2382: 53 4E    MOV   [__r1],A
    2384: 52 10    MOV   A,[X+16]
    2386: 53 4B    MOV   [__r4],A
    2388: 52 11    MOV   A,[X+17]
    238A: 53 4A    MOV   [__r5],A
    238C: 52 12    MOV   A,[X+18]
    238E: 53 49    MOV   [__r6],A
    2390: 52 13    MOV   A,[X+19]
    2392: 53 48    MOV   [__r7],A
    2394: 51 4E    MOV   A,[__r1]
    2396: 21 1F    AND   A,0x1F
    2398: A0 04    JZ    0x239D
    239A: 7C 33 2B LCALL 0x332B
    239D: 62 D0 00 MOV   REG[0xD0],0x0
    23A0: 51 48    MOV   A,[__r7]
    23A2: 54 05    MOV   [X+5],A
    23A4: 51 49    MOV   A,[__r6]
    23A6: 54 04    MOV   [X+4],A
    23A8: 51 4A    MOV   A,[__r5]
    23AA: 54 03    MOV   [X+3],A
    23AC: 56 02 00 MOV   [X+2],0x0
    23AF: 80 3B    JMP   0x23EB
    23B1: 62 D0 00 MOV   REG[0xD0],0x0
    23B4: 52 0B    MOV   A,[X+11]
    23B6: 01 01    ADD   A,0x1
    23B8: 73       CPL   A
    23B9: 11 FF    SUB   A,0xFF
    23BB: 53 4E    MOV   [__r1],A
    23BD: 52 13    MOV   A,[X+19]
    23BF: 53 48    MOV   [__r7],A
    23C1: 52 12    MOV   A,[X+18]
    23C3: 53 49    MOV   [__r6],A
    23C5: 52 11    MOV   A,[X+17]
    23C7: 53 4A    MOV   [__r5],A
    23C9: 52 10    MOV   A,[X+16]
    23CB: 21 00    AND   A,0x0
    23CD: 53 4B    MOV   [__r4],A
    23CF: 51 4E    MOV   A,[__r1]
    23D1: 21 1F    AND   A,0x1F
    23D3: A0 04    JZ    0x23D8
    23D5: 7C 33 1C LCALL 0x331C
    23D8: 62 D0 00 MOV   REG[0xD0],0x0
    23DB: 51 4B    MOV   A,[__r4]
    23DD: 54 02    MOV   [X+2],A
    23DF: 51 4A    MOV   A,[__r5]
    23E1: 54 03    MOV   [X+3],A
    23E3: 51 49    MOV   A,[__r6]
    23E5: 54 04    MOV   [X+4],A
    23E7: 51 48    MOV   A,[__r7]
    23E9: 54 05    MOV   [X+5],A
    23EB: 56 01 32 MOV   [X+1],0x32
    23EE: 56 00 00 MOV   [X+0],0x0
    23F1: 52 09    MOV   A,[X+9]
    23F3: 11 00    SUB   A,0x0
    23F5: 52 08    MOV   A,[X+8]
    23F7: 19 00    SBB   A,0x0
    23F9: 52 07    MOV   A,[X+7]
    23FB: 19 00    SBB   A,0x0
    23FD: 52 06    MOV   A,[X+6]
    23FF: 31 80    XOR   A,0x80
    2401: 19 80    SBB   A,0x80
    2403: D0 0C    JNC   0x2410
    2405: 7C 31 72 LCALL <created procedures>
    2408: 51 4F    MOV   A,[__r0]
    240A: 60 D5    MOV   REG[0xD5],A
    240C: 50 2D    MOV   A,0x2D
    240E: 3F 4E    MVI   [__r1],A
    2410: 3D 0C 00 CMP   [X+12],0x0
    2413: B0 1D    JNZ   0x2431
    2415: 3D 0D 00 CMP   [X+13],0x0
    2418: B0 18    JNZ   0x2431
    241A: 3D 0E 00 CMP   [X+14],0x0
    241D: B0 13    JNZ   0x2431
    241F: 3D 0F 00 CMP   [X+15],0x0
    2422: B0 0E    JNZ   0x2431
    2424: 7C 31 72 LCALL <created procedures>
    2427: 51 4F    MOV   A,[__r0]
    2429: 60 D5    MOV   REG[0xD5],A
    242B: 50 30    MOV   A,0x30
    242D: 3F 4E    MVI   [__r1],A
    242F: 80 2C    JMP   0x245C
    2431: 50 00    MOV   A,0x0
    2433: 08       PUSH  A
    2434: 50 0A    MOV   A,0xA
    2436: 08       PUSH  A
    2437: 52 0C    MOV   A,[X+12]
    2439: 08       PUSH  A
    243A: 52 0D    MOV   A,[X+13]
    243C: 08       PUSH  A
    243D: 52 0E    MOV   A,[X+14]
    243F: 08       PUSH  A
    2440: 52 0F    MOV   A,[X+15]
    2442: 08       PUSH  A
    2443: 52 00    MOV   A,[X+0]
    2445: 08       PUSH  A
    2446: 52 01    MOV   A,[X+1]
    2448: 08       PUSH  A
    2449: 7C 1E 5F LCALL _ltoa
    244C: 38 F8    ADD   SP,0xF8
    244E: 80 06    JMP   0x2455
    2450: 77 01    INC   [X+1]
    2452: 0F 00 00 ADC   [X+0],0x0
    2455: 7C 33 82 LCALL 0x3382
    2458: 39 00    CMP   A,0x0
    245A: BF F5    JNZ   0x2450
    245C: 7C 31 72 LCALL <created procedures>
    245F: 51 4F    MOV   A,[__r0]
    2461: 60 D5    MOV   REG[0xD5],A
    2463: 50 2E    MOV   A,0x2E
    2465: 3F 4E    MVI   [__r1],A
    2467: 3D 02 00 CMP   [X+2],0x0
    246A: B0 1D    JNZ   0x2488
    246C: 3D 03 00 CMP   [X+3],0x0
    246F: B0 18    JNZ   0x2488
    2471: 3D 04 00 CMP   [X+4],0x0
    2474: B0 13    JNZ   0x2488
    2476: 3D 05 00 CMP   [X+5],0x0
    2479: B0 0E    JNZ   0x2488
    247B: 7C 31 8A LCALL 0x318A
    247E: 51 4F    MOV   A,[__r0]
    2480: 60 D5    MOV   REG[0xD5],A
    2482: 50 30    MOV   A,0x30
    2484: 3F 4E    MVI   [__r1],A
    2486: 80 DC    JMP   0x2563
    2488: 62 D0 00 MOV   REG[0xD0],0x0
    248B: 52 01    MOV   A,[X+1]
    248D: 11 32    SUB   A,0x32
    248F: 53 4E    MOV   [__r1],A
    2491: 52 00    MOV   A,[X+0]
    2493: 19 00    SBB   A,0x0
    2495: 53 4F    MOV   [__r0],A
    2497: 50 0F    MOV   A,0xF
    2499: 12 4E    SUB   A,[__r1]
    249B: 53 4E    MOV   [__r1],A
    249D: 50 00    MOV   A,0x0
    249F: 1A 4F    SBB   A,[__r0]
    24A1: 53 4F    MOV   [__r0],A
    24A3: 16 4E 01 SUB   [__r1],0x1
    24A6: 1E 4F 00 SBB   [__r0],0x0
    24A9: 51 4E    MOV   A,[__r1]
    24AB: 54 15    MOV   [X+21],A
    24AD: 50 07    MOV   A,0x7
    24AF: 3B 15    CMP   A,[X+21]
    24B1: D0 04    JNC   0x24B6
    24B3: 56 15 07 MOV   [X+21],0x7
    24B6: 56 14 00 MOV   [X+20],0x0
    24B9: 80 77    JMP   0x2531
    24BB: 62 D0 00 MOV   REG[0xD0],0x0
    24BE: 52 02    MOV   A,[X+2]
    24C0: 53 4F    MOV   [__r0],A
    24C2: 52 03    MOV   A,[X+3]
    24C4: 53 4E    MOV   [__r1],A
    24C6: 52 04    MOV   A,[X+4]
    24C8: 53 4D    MOV   [__r2],A
    24CA: 52 05    MOV   A,[X+5]
    24CC: 53 4C    MOV   [__r3],A
    24CE: 65 4C    ASL   [__r3]
    24D0: 6B 4D    RLC   [__r2]
    24D2: 6B 4E    RLC   [__r1]
    24D4: 6B 4F    RLC   [__r0]
    24D6: 52 02    MOV   A,[X+2]
    24D8: 53 4B    MOV   [__r4],A
    24DA: 52 03    MOV   A,[X+3]
    24DC: 53 4A    MOV   [__r5],A
    24DE: 52 04    MOV   A,[X+4]
    24E0: 53 49    MOV   [__r6],A
    24E2: 52 05    MOV   A,[X+5]
    24E4: 53 48    MOV   [__r7],A
    24E6: 50 03    MOV   A,0x3
    24E8: 7C 33 2B LCALL 0x332B
    24EB: 51 48    MOV   A,[__r7]
    24ED: 02 4C    ADD   A,[__r3]
    24EF: 54 05    MOV   [X+5],A
    24F1: 51 49    MOV   A,[__r6]
    24F3: 0A 4D    ADC   A,[__r2]
    24F5: 54 04    MOV   [X+4],A
    24F7: 51 4A    MOV   A,[__r5]
    24F9: 0A 4E    ADC   A,[__r1]
    24FB: 54 03    MOV   [X+3],A
    24FD: 51 4B    MOV   A,[__r4]
    24FF: 0A 4F    ADC   A,[__r0]
    2501: 54 02    MOV   [X+2],A
    2503: 7C 31 8A LCALL 0x318A
    2506: 52 02    MOV   A,[X+2]
    2508: 53 4B    MOV   [__r4],A
    250A: 52 03    MOV   A,[X+3]
    250C: 53 4A    MOV   [__r5],A
    250E: 52 04    MOV   A,[X+4]
    2510: 53 49    MOV   [__r6],A
    2512: 52 05    MOV   A,[X+5]
    2514: 53 48    MOV   [__r7],A
    2516: 50 18    MOV   A,0x18
    2518: 7C 33 1C LCALL 0x331C
    251B: 06 48 30 ADD   [__r7],0x30
    251E: 0E 49 00 ADC   [__r6],0x0
    2521: 0E 4A 00 ADC   [__r5],0x0
    2524: 0E 4B 00 ADC   [__r4],0x0
    2527: 51 48    MOV   A,[__r7]
    2529: 7C 31 DF LCALL 0x31DF
    252C: 27 02 00 AND   [X+2],0x0
    252F: 77 14    INC   [X+20]
    2531: 52 14    MOV   A,[X+20]
    2533: 3B 15    CMP   A,[X+21]
    2535: CF 85    JC    0x24BB
    2537: 07 01 FF ADD   [X+1],0xFF
    253A: 0F 00 FF ADC   [X+0],0xFF
    253D: 80 07    JMP   0x2545
    253F: 07 01 FF ADD   [X+1],0xFF
    2542: 0F 00 FF ADC   [X+0],0xFF
    2545: 7C 33 82 LCALL 0x3382
    2548: 39 30    CMP   A,0x30
    254A: B0 13    JNZ   0x255E
    254C: 52 01    MOV   A,[X+1]
    254E: 01 FF    ADD   A,0xFF
    2550: 53 4E    MOV   [__r1],A
    2552: 52 00    MOV   A,[X+0]
    2554: 09 FF    ADC   A,0xFF
    2556: 60 D4    MOV   REG[0xD4],A
    2558: 3E 4E    MVI   A,[__r1]
    255A: 39 2E    CMP   A,0x2E
    255C: BF E2    JNZ   0x253F
    255E: 77 01    INC   [X+1]
    2560: 0F 00 00 ADC   [X+0],0x0
    2563: 62 D0 00 MOV   REG[0xD0],0x0
    2566: 52 01    MOV   A,[X+1]
    2568: 53 4E    MOV   [__r1],A
    256A: 52 00    MOV   A,[X+0]
    256C: 60 D5    MOV   REG[0xD5],A
    256E: 50 00    MOV   A,0x0
    2570: 3F 4E    MVI   [__r1],A
    2572: 55 4E 32 MOV   [__r1],0x32
    2575: 55 4F 00 MOV   [__r0],0x0
    2578: 38 EA    ADD   SP,0xEA
    257A: 20       POP   X
    257B: 7F       RET   
_isdigit:
    257C: 10       PUSH  X
    257D: 4F       MOV   X,SP
    257E: 62 D0 00 MOV   REG[0xD0],0x0
    2581: 52 FC    MOV   A,[X-4]
    2583: 01 7A    ADD   A,0x7A
    2585: 53 4E    MOV   [__r1],A
    2587: 52 FB    MOV   A,[X-5]
    2589: 09 02    ADC   A,0x2
    258B: 7C 33 69 LCALL 0x3369
    258E: 26 4E 04 AND   [__r1],0x4
    2591: 26 4F 00 AND   [__r0],0x0
    2594: 20       POP   X
    2595: 7F       RET   
_islower:
    2596: 10       PUSH  X
    2597: 4F       MOV   X,SP
    2598: 62 D0 00 MOV   REG[0xD0],0x0
    259B: 52 FC    MOV   A,[X-4]
    259D: 01 7A    ADD   A,0x7A
    259F: 53 4E    MOV   [__r1],A
    25A1: 52 FB    MOV   A,[X-5]
    25A3: 09 02    ADC   A,0x2
    25A5: 7C 33 69 LCALL 0x3369
    25A8: 26 4E 02 AND   [__r1],0x2
    25AB: 26 4F 00 AND   [__r0],0x0
    25AE: 20       POP   X
    25AF: 7F       RET   
_isspace:
    25B0: 10       PUSH  X
    25B1: 4F       MOV   X,SP
    25B2: 62 D0 00 MOV   REG[0xD0],0x0
    25B5: 52 FC    MOV   A,[X-4]
    25B7: 01 7A    ADD   A,0x7A
    25B9: 53 4E    MOV   [__r1],A
    25BB: 52 FB    MOV   A,[X-5]
    25BD: 09 02    ADC   A,0x2
    25BF: 7C 33 69 LCALL 0x3369
    25C2: 26 4E 10 AND   [__r1],0x10
    25C5: 26 4F 00 AND   [__r0],0x0
    25C8: 20       POP   X
    25C9: 7F       RET   
_toupper:
    25CA: 10       PUSH  X
    25CB: 4F       MOV   X,SP
    25CC: 52 FB    MOV   A,[X-5]
    25CE: 08       PUSH  A
    25CF: 52 FC    MOV   A,[X-4]
    25D1: 08       PUSH  A
    25D2: 7C 25 96 LCALL _islower
    25D5: 38 FE    ADD   SP,0xFE
    25D7: 62 D0 00 MOV   REG[0xD0],0x0
    25DA: 3C 4F 00 CMP   [__r0],0x0
    25DD: B0 06    JNZ   0x25E4
    25DF: 3C 4E 00 CMP   [__r1],0x0
    25E2: A0 18    JZ    0x25FB
    25E4: 62 D0 00 MOV   REG[0xD0],0x0
    25E7: 52 FC    MOV   A,[X-4]
    25E9: 11 61    SUB   A,0x61
    25EB: 53 4E    MOV   [__r1],A
    25ED: 52 FB    MOV   A,[X-5]
    25EF: 19 00    SBB   A,0x0
    25F1: 53 4F    MOV   [__r0],A
    25F3: 06 4E 41 ADD   [__r1],0x41
    25F6: 0E 4F 00 ADC   [__r0],0x0
    25F9: 80 04    JMP   0x25FE
    25FB: 7C 32 A1 LCALL 0x32A1
    25FE: 20       POP   X
    25FF: 7F       RET   
    2600: 10       PUSH  X
    2601: 4F       MOV   X,SP
    2602: 38 02    ADD   SP,0x2
    2604: 3D F9 FF CMP   [X-7],0xFF
    2607: B0 0E    JNZ   0x2616
    2609: 3D FA FE CMP   [X-6],0xFE
    260C: B0 09    JNZ   0x2616
    260E: 56 01 7A MOV   [X+1],0x7A
    2611: 56 00 03 MOV   [X+0],0x3
    2614: 80 19    JMP   0x262E
    2616: 3D F9 FF CMP   [X-7],0xFF
    2619: B0 0E    JNZ   0x2628
    261B: 3D FA FF CMP   [X-6],0xFF
    261E: B0 09    JNZ   0x2628
    2620: 56 01 95 MOV   [X+1],0x95
    2623: 56 00 03 MOV   [X+0],0x3
    2626: 80 07    JMP   0x262E
    2628: 56 01 B2 MOV   [X+1],0xB2
    262B: 56 00 03 MOV   [X+0],0x3
    262E: 7C 31 9F LCALL 0x319F
    2631: 38 FE    ADD   SP,0xFE
    2633: 20       POP   X
    2634: 7F       RET   
__FormatFP_1:
    2635: 10       PUSH  X
    2636: 4F       MOV   X,SP
    2637: 38 31    ADD   SP,0x31
    2639: 56 23 FF MOV   [X+35],0xFF
    263C: 56 22 FF MOV   [X+34],0xFF
    263F: 56 06 FF MOV   [X+6],0xFF
    2642: 56 05 FF MOV   [X+5],0xFF
    2645: 56 10 FF MOV   [X+16],0xFF
    2648: 56 0F FF MOV   [X+15],0xFF
    264B: 56 0C FF MOV   [X+12],0xFF
    264E: 56 0B FF MOV   [X+11],0xFF
    2651: 56 1F FF MOV   [X+31],0xFF
    2654: 56 1E FF MOV   [X+30],0xFF
    2657: 56 13 FF MOV   [X+19],0xFF
    265A: 56 12 FF MOV   [X+18],0xFF
    265D: 56 16 00 MOV   [X+22],0x0
    2660: 56 15 00 MOV   [X+21],0x0
    2663: 56 29 FF MOV   [X+41],0xFF
    2666: 56 28 00 MOV   [X+40],0x0
    2669: 56 25 00 MOV   [X+37],0x0
    266C: 56 24 00 MOV   [X+36],0x0
    266F: 56 0E 00 MOV   [X+14],0x0
    2672: 56 0D 00 MOV   [X+13],0x0
    2675: 56 14 20 MOV   [X+20],0x20
    2678: 56 19 20 MOV   [X+25],0x20
    267B: 56 2C 65 MOV   [X+44],0x65
    267E: 50 14    MOV   A,0x14
    2680: 13 F2    SUB   A,[X-14]
    2682: 52 F1    MOV   A,[X-15]
    2684: 7C 31 EA LCALL 0x31EA
    2687: D0 07    JNC   0x268F
    2689: 56 F2 14 MOV   [X-14],0x14
    268C: 56 F1 00 MOV   [X-15],0x0
    268F: 50 14    MOV   A,0x14
    2691: 13 F0    SUB   A,[X-16]
    2693: 52 EF    MOV   A,[X-17]
    2695: 7C 31 EA LCALL 0x31EA
    2698: D0 07    JNC   0x26A0
    269A: 56 F0 14 MOV   [X-16],0x14
    269D: 56 EF 00 MOV   [X-17],0x0
    26A0: 3D F9 00 CMP   [X-7],0x0
    26A3: B0 06    JNZ   0x26AA
    26A5: 3D FA 00 CMP   [X-6],0x0
    26A8: A1 26    JZ    0x27CF
    26AA: 3D F9 00 CMP   [X-7],0x0
    26AD: B0 06    JNZ   0x26B4
    26AF: 3D FA 01 CMP   [X-6],0x1
    26B2: A0 24    JZ    0x26D7
    26B4: 3D F9 00 CMP   [X-7],0x0
    26B7: B0 06    JNZ   0x26BE
    26B9: 3D FA 02 CMP   [X-6],0x2
    26BC: A0 17    JZ    0x26D4
    26BE: 3D F9 00 CMP   [X-7],0x0
    26C1: B0 06    JNZ   0x26C8
    26C3: 3D FA 03 CMP   [X-6],0x3
    26C6: A0 1B    JZ    0x26E2
    26C8: 3D F9 00 CMP   [X-7],0x0
    26CB: B0 06    JNZ   0x26D2
    26CD: 3D FA 04 CMP   [X-6],0x4
    26D0: A0 0E    JZ    0x26DF
    26D2: 80 FC    JMP   0x27CF
    26D4: 56 2C 45 MOV   [X+44],0x45
    26D7: 56 0E 01 MOV   [X+14],0x1
    26DA: 56 0D 00 MOV   [X+13],0x0
    26DD: 80 F1    JMP   0x27CF
    26DF: 56 2C 45 MOV   [X+44],0x45
    26E2: 52 F5    MOV   A,[X-11]
    26E4: 54 2D    MOV   [X+45],A
    26E6: 52 F6    MOV   A,[X-10]
    26E8: 54 2E    MOV   [X+46],A
    26EA: 52 F7    MOV   A,[X-9]
    26EC: 54 2F    MOV   [X+47],A
    26EE: 52 F8    MOV   A,[X-8]
    26F0: 54 30    MOV   [X+48],A
    26F2: 50 00    MOV   A,0x0
    26F4: 08       PUSH  A
    26F5: 08       PUSH  A
    26F6: 08       PUSH  A
    26F7: 08       PUSH  A
    26F8: 52 F5    MOV   A,[X-11]
    26FA: 08       PUSH  A
    26FB: 52 F6    MOV   A,[X-10]
    26FD: 08       PUSH  A
    26FE: 52 F7    MOV   A,[X-9]
    2700: 08       PUSH  A
    2701: 52 F8    MOV   A,[X-8]
    2703: 08       PUSH  A
    2704: 62 D0 00 MOV   REG[0xD0],0x0
    2707: 7C 19 54 LCALL 0x1954
    270A: 38 F8    ADD   SP,0xF8
    270C: 39 00    CMP   A,0x0
    270E: A0 2C    JZ    0x273B
    2710: 39 01    CMP   A,0x1
    2712: A0 28    JZ    0x273B
    2714: 52 F5    MOV   A,[X-11]
    2716: 08       PUSH  A
    2717: 52 F6    MOV   A,[X-10]
    2719: 08       PUSH  A
    271A: 52 F7    MOV   A,[X-9]
    271C: 08       PUSH  A
    271D: 52 F8    MOV   A,[X-8]
    271F: 08       PUSH  A
    2720: 50 BF    MOV   A,0xBF
    2722: 08       PUSH  A
    2723: 50 80    MOV   A,0x80
    2725: 08       PUSH  A
    2726: 50 00    MOV   A,0x0
    2728: 08       PUSH  A
    2729: 08       PUSH  A
    272A: 7C 1A 86 LCALL 0x1A86
    272D: 18       POP   A
    272E: 54 30    MOV   [X+48],A
    2730: 18       POP   A
    2731: 54 2F    MOV   [X+47],A
    2733: 18       POP   A
    2734: 54 2E    MOV   [X+46],A
    2736: 18       POP   A
    2737: 54 2D    MOV   [X+45],A
    2739: 38 FC    ADD   SP,0xFC
    273B: 56 1A 3F MOV   [X+26],0x3F
    273E: 56 1B 80 MOV   [X+27],0x80
    2741: 56 1C 00 MOV   [X+28],0x0
    2744: 56 1D 00 MOV   [X+29],0x0
    2747: 56 01 00 MOV   [X+1],0x0
    274A: 56 00 00 MOV   [X+0],0x0
    274D: 80 30    JMP   0x277E
    274F: 52 1A    MOV   A,[X+26]
    2751: 08       PUSH  A
    2752: 52 1B    MOV   A,[X+27]
    2754: 08       PUSH  A
    2755: 52 1C    MOV   A,[X+28]
    2757: 08       PUSH  A
    2758: 52 1D    MOV   A,[X+29]
    275A: 08       PUSH  A
    275B: 50 41    MOV   A,0x41
    275D: 08       PUSH  A
    275E: 50 20    MOV   A,0x20
    2760: 08       PUSH  A
    2761: 50 00    MOV   A,0x0
    2763: 08       PUSH  A
    2764: 08       PUSH  A
    2765: 62 D0 00 MOV   REG[0xD0],0x0
    2768: 7C 1A 86 LCALL 0x1A86
    276B: 18       POP   A
    276C: 54 1D    MOV   [X+29],A
    276E: 18       POP   A
    276F: 54 1C    MOV   [X+28],A
    2771: 18       POP   A
    2772: 54 1B    MOV   [X+27],A
    2774: 18       POP   A
    2775: 54 1A    MOV   [X+26],A
    2777: 38 FC    ADD   SP,0xFC
    2779: 77 01    INC   [X+1]
    277B: 0F 00 00 ADC   [X+0],0x0
    277E: 7C 32 B9 LCALL 0x32B9
    2781: CF CD    JC    0x274F
    2783: 50 38    MOV   A,0x38
    2785: 08       PUSH  A
    2786: 50 D1    MOV   A,0xD1
    2788: 08       PUSH  A
    2789: 50 B7    MOV   A,0xB7
    278B: 08       PUSH  A
    278C: 50 17    MOV   A,0x17
    278E: 08       PUSH  A
    278F: 52 2D    MOV   A,[X+45]
    2791: 08       PUSH  A
    2792: 52 2E    MOV   A,[X+46]
    2794: 08       PUSH  A
    2795: 52 2F    MOV   A,[X+47]
    2797: 08       PUSH  A
    2798: 52 30    MOV   A,[X+48]
    279A: 08       PUSH  A
    279B: 7C 19 54 LCALL 0x1954
    279E: 38 F8    ADD   SP,0xF8
    27A0: 39 FF    CMP   A,0xFF
    27A2: A0 26    JZ    0x27C9
    27A4: 52 1A    MOV   A,[X+26]
    27A6: 08       PUSH  A
    27A7: 52 1B    MOV   A,[X+27]
    27A9: 08       PUSH  A
    27AA: 52 1C    MOV   A,[X+28]
    27AC: 08       PUSH  A
    27AD: 52 1D    MOV   A,[X+29]
    27AF: 08       PUSH  A
    27B0: 52 2D    MOV   A,[X+45]
    27B2: 08       PUSH  A
    27B3: 52 2E    MOV   A,[X+46]
    27B5: 08       PUSH  A
    27B6: 52 2F    MOV   A,[X+47]
    27B8: 08       PUSH  A
    27B9: 52 30    MOV   A,[X+48]
    27BB: 08       PUSH  A
    27BC: 7C 19 54 LCALL 0x1954
    27BF: 38 F8    ADD   SP,0xF8
    27C1: 39 00    CMP   A,0x0
    27C3: A0 0B    JZ    0x27CF
    27C5: 39 01    CMP   A,0x1
    27C7: B0 07    JNZ   0x27CF
    27C9: 56 0E 01 MOV   [X+14],0x1
    27CC: 56 0D 00 MOV   [X+13],0x0
    27CF: 62 D0 00 MOV   REG[0xD0],0x0
    27D2: 52 F4    MOV   A,[X-12]
    27D4: 21 10    AND   A,0x10
    27D6: 53 4E    MOV   [__r1],A
    27D8: 52 F3    MOV   A,[X-13]
    27DA: 21 00    AND   A,0x0
    27DC: 39 00    CMP   A,0x0
    27DE: B0 06    JNZ   0x27E5
    27E0: 3C 4E 00 CMP   [__r1],0x0
    27E3: A0 04    JZ    0x27E8
    27E5: 56 14 30 MOV   [X+20],0x30
    27E8: 52 14    MOV   A,[X+20]
    27EA: 54 11    MOV   [X+17],A
    27EC: 62 D0 00 MOV   REG[0xD0],0x0
    27EF: 52 F4    MOV   A,[X-12]
    27F1: 21 08    AND   A,0x8
    27F3: 53 4E    MOV   [__r1],A
    27F5: 52 F3    MOV   A,[X-13]
    27F7: 21 00    AND   A,0x0
    27F9: 39 00    CMP   A,0x0
    27FB: B0 06    JNZ   0x2802
    27FD: 3C 4E 00 CMP   [__r1],0x0
    2800: A0 04    JZ    0x2805
    2802: 56 11 2B MOV   [X+17],0x2B
    2805: 3D 0D 00 CMP   [X+13],0x0
    2808: B0 06    JNZ   0x280F
    280A: 3D 0E 00 CMP   [X+14],0x0
    280D: A0 25    JZ    0x2833
    280F: 62 D0 00 MOV   REG[0xD0],0x0
    2812: 5A 4E    MOV   [__r1],X
    2814: 06 4E 2A ADD   [__r1],0x2A
    2817: 50 07    MOV   A,0x7
    2819: 08       PUSH  A
    281A: 51 4E    MOV   A,[__r1]
    281C: 08       PUSH  A
    281D: 52 F5    MOV   A,[X-11]
    281F: 08       PUSH  A
    2820: 52 F6    MOV   A,[X-10]
    2822: 08       PUSH  A
    2823: 52 F7    MOV   A,[X-9]
    2825: 08       PUSH  A
    2826: 52 F8    MOV   A,[X-8]
    2828: 08       PUSH  A
    2829: 7C 22 1C LCALL _ftoa
    282C: 38 FA    ADD   SP,0xFA
    282E: 7C 33 BD LCALL 0x33BD
    2831: 80 F5    JMP   0x2927
    2833: 56 1A 3F MOV   [X+26],0x3F
    2836: 56 1B 00 MOV   [X+27],0x0
    2839: 56 1C 00 MOV   [X+28],0x0
    283C: 56 1D 00 MOV   [X+29],0x0
    283F: 56 01 00 MOV   [X+1],0x0
    2842: 56 00 00 MOV   [X+0],0x0
    2845: 80 30    JMP   0x2876
    2847: 50 41    MOV   A,0x41
    2849: 08       PUSH  A
    284A: 50 20    MOV   A,0x20
    284C: 08       PUSH  A
    284D: 50 00    MOV   A,0x0
    284F: 08       PUSH  A
    2850: 08       PUSH  A
    2851: 52 1A    MOV   A,[X+26]
    2853: 08       PUSH  A
    2854: 52 1B    MOV   A,[X+27]
    2856: 08       PUSH  A
    2857: 52 1C    MOV   A,[X+28]
    2859: 08       PUSH  A
    285A: 52 1D    MOV   A,[X+29]
    285C: 08       PUSH  A
    285D: 62 D0 00 MOV   REG[0xD0],0x0
    2860: 7C 19 B1 LCALL 0x19B1
    2863: 18       POP   A
    2864: 54 1D    MOV   [X+29],A
    2866: 18       POP   A
    2867: 54 1C    MOV   [X+28],A
    2869: 18       POP   A
    286A: 54 1B    MOV   [X+27],A
    286C: 18       POP   A
    286D: 54 1A    MOV   [X+26],A
    286F: 38 FC    ADD   SP,0xFC
    2871: 77 01    INC   [X+1]
    2873: 0F 00 00 ADC   [X+0],0x0
    2876: 7C 32 B9 LCALL 0x32B9
    2879: CF CD    JC    0x2847
    287B: 50 00    MOV   A,0x0
    287D: 08       PUSH  A
    287E: 08       PUSH  A
    287F: 08       PUSH  A
    2880: 08       PUSH  A
    2881: 52 F5    MOV   A,[X-11]
    2883: 08       PUSH  A
    2884: 52 F6    MOV   A,[X-10]
    2886: 08       PUSH  A
    2887: 52 F7    MOV   A,[X-9]
    2889: 08       PUSH  A
    288A: 52 F8    MOV   A,[X-8]
    288C: 08       PUSH  A
    288D: 7C 19 54 LCALL 0x1954
    2890: 38 F8    ADD   SP,0xF8
    2892: 39 00    CMP   A,0x0
    2894: A0 4B    JZ    0x28E0
    2896: 39 01    CMP   A,0x1
    2898: A0 47    JZ    0x28E0
    289A: 5A 4E    MOV   [__r1],X
    289C: 06 4E 2A ADD   [__r1],0x2A
    289F: 50 07    MOV   A,0x7
    28A1: 08       PUSH  A
    28A2: 51 4E    MOV   A,[__r1]
    28A4: 08       PUSH  A
    28A5: 52 1A    MOV   A,[X+26]
    28A7: 08       PUSH  A
    28A8: 52 1B    MOV   A,[X+27]
    28AA: 08       PUSH  A
    28AB: 52 1C    MOV   A,[X+28]
    28AD: 08       PUSH  A
    28AE: 52 1D    MOV   A,[X+29]
    28B0: 08       PUSH  A
    28B1: 52 F5    MOV   A,[X-11]
    28B3: 08       PUSH  A
    28B4: 52 F6    MOV   A,[X-10]
    28B6: 08       PUSH  A
    28B7: 52 F7    MOV   A,[X-9]
    28B9: 08       PUSH  A
    28BA: 52 F8    MOV   A,[X-8]
    28BC: 08       PUSH  A
    28BD: 7C 1B AB LCALL 0x1BAB
    28C0: 18       POP   A
    28C1: 53 4C    MOV   [__r3],A
    28C3: 18       POP   A
    28C4: 53 4D    MOV   [__r2],A
    28C6: 18       POP   A
    28C7: 53 4E    MOV   [__r1],A
    28C9: 18       POP   A
    28CA: 38 FC    ADD   SP,0xFC
    28CC: 08       PUSH  A
    28CD: 51 4E    MOV   A,[__r1]
    28CF: 08       PUSH  A
    28D0: 51 4D    MOV   A,[__r2]
    28D2: 08       PUSH  A
    28D3: 51 4C    MOV   A,[__r3]
    28D5: 08       PUSH  A
    28D6: 7C 22 1C LCALL _ftoa
    28D9: 38 FA    ADD   SP,0xFA
    28DB: 7C 33 BD LCALL 0x33BD
    28DE: 80 48    JMP   0x2927
    28E0: 62 D0 00 MOV   REG[0xD0],0x0
    28E3: 5A 4E    MOV   [__r1],X
    28E5: 06 4E 2A ADD   [__r1],0x2A
    28E8: 50 07    MOV   A,0x7
    28EA: 08       PUSH  A
    28EB: 51 4E    MOV   A,[__r1]
    28ED: 08       PUSH  A
    28EE: 52 1A    MOV   A,[X+26]
    28F0: 08       PUSH  A
    28F1: 52 1B    MOV   A,[X+27]
    28F3: 08       PUSH  A
    28F4: 52 1C    MOV   A,[X+28]
    28F6: 08       PUSH  A
    28F7: 52 1D    MOV   A,[X+29]
    28F9: 08       PUSH  A
    28FA: 52 F5    MOV   A,[X-11]
    28FC: 08       PUSH  A
    28FD: 52 F6    MOV   A,[X-10]
    28FF: 08       PUSH  A
    2900: 52 F7    MOV   A,[X-9]
    2902: 08       PUSH  A
    2903: 52 F8    MOV   A,[X-8]
    2905: 08       PUSH  A
    2906: 7C 18 5B LCALL 0x185B
    2909: 18       POP   A
    290A: 53 4C    MOV   [__r3],A
    290C: 18       POP   A
    290D: 53 4D    MOV   [__r2],A
    290F: 18       POP   A
    2910: 53 4E    MOV   [__r1],A
    2912: 18       POP   A
    2913: 38 FC    ADD   SP,0xFC
    2915: 08       PUSH  A
    2916: 51 4E    MOV   A,[__r1]
    2918: 08       PUSH  A
    2919: 51 4D    MOV   A,[__r2]
    291B: 08       PUSH  A
    291C: 51 4C    MOV   A,[__r3]
    291E: 08       PUSH  A
    291F: 7C 22 1C LCALL _ftoa
    2922: 38 FA    ADD   SP,0xFA
    2924: 7C 33 BD LCALL 0x33BD
    2927: 3D 2A 00 CMP   [X+42],0x0
    292A: B0 06    JNZ   0x2931
    292C: 3D 2B 00 CMP   [X+43],0x0
    292F: A0 14    JZ    0x2944
    2931: 52 2A    MOV   A,[X+42]
    2933: 08       PUSH  A
    2934: 52 2B    MOV   A,[X+43]
    2936: 08       PUSH  A
    2937: 52 FB    MOV   A,[X-5]
    2939: 08       PUSH  A
    293A: 52 FC    MOV   A,[X-4]
    293C: 08       PUSH  A
    293D: 9C C1    CALL  0x2600
    293F: 38 FC    ADD   SP,0xFC
    2941: 7D 31 07 LJMP  0x3107
    2944: 56 01 00 MOV   [X+1],0x0
    2947: 56 00 00 MOV   [X+0],0x0
    294A: 3D 0D 00 CMP   [X+13],0x0
    294D: B0 2E    JNZ   0x297C
    294F: 3D 0E 00 CMP   [X+14],0x0
    2952: B0 29    JNZ   0x297C
    2954: 7C 33 5E LCALL 0x335E
    2957: C0 24    JC    0x297C
    2959: 62 D0 00 MOV   REG[0xD0],0x0
    295C: 52 01    MOV   A,[X+1]
    295E: 13 06    SUB   A,[X+6]
    2960: 53 4E    MOV   [__r1],A
    2962: 52 00    MOV   A,[X+0]
    2964: 1B 05    SBB   A,[X+5]
    2966: 53 4F    MOV   [__r0],A
    2968: 52 F0    MOV   A,[X-16]
    296A: 12 4E    SUB   A,[__r1]
    296C: 51 4F    MOV   A,[__r0]
    296E: 31 80    XOR   A,0x80
    2970: 53 43    MOV   [__rX],A
    2972: 52 EF    MOV   A,[X-17]
    2974: 31 80    XOR   A,0x80
    2976: 1A 43    SBB   A,[__rX]
    2978: D0 03    JNC   0x297C
    297A: 80 9F    JMP   0x2A1A
    297C: 7C 33 74 LCALL 0x3374
    297F: 60 D4    MOV   REG[0xD4],A
    2981: 3E 4E    MVI   A,[__r1]
    2983: 54 04    MOV   [X+4],A
    2985: 3D 04 30 CMP   [X+4],0x30
    2988: C0 5E    JC    0x29E7
    298A: 50 39    MOV   A,0x39
    298C: 3B 04    CMP   A,[X+4]
    298E: C0 58    JC    0x29E7
    2990: 52 01    MOV   A,[X+1]
    2992: 54 23    MOV   [X+35],A
    2994: 52 00    MOV   A,[X+0]
    2996: 54 22    MOV   [X+34],A
    2998: 50 30    MOV   A,0x30
    299A: 3B 04    CMP   A,[X+4]
    299C: D0 15    JNC   0x29B2
    299E: 52 1F    MOV   A,[X+31]
    29A0: 11 00    SUB   A,0x0
    29A2: 52 1E    MOV   A,[X+30]
    29A4: 31 80    XOR   A,0x80
    29A6: 19 80    SBB   A,0x80
    29A8: D0 09    JNC   0x29B2
    29AA: 52 01    MOV   A,[X+1]
    29AC: 54 1F    MOV   [X+31],A
    29AE: 52 00    MOV   A,[X+0]
    29B0: 54 1E    MOV   [X+30],A
    29B2: 7C 33 5E LCALL 0x335E
    29B5: D0 1E    JNC   0x29D4
    29B7: 7C 33 E5 LCALL 0x33E5
    29BA: D0 0F    JNC   0x29CA
    29BC: 50 30    MOV   A,0x30
    29BE: 3B 04    CMP   A,[X+4]
    29C0: D0 09    JNC   0x29CA
    29C2: 52 01    MOV   A,[X+1]
    29C4: 54 0C    MOV   [X+12],A
    29C6: 52 00    MOV   A,[X+0]
    29C8: 54 0B    MOV   [X+11],A
    29CA: 7C 33 E5 LCALL 0x33E5
    29CD: C0 06    JC    0x29D4
    29CF: 77 16    INC   [X+22]
    29D1: 0F 15 00 ADC   [X+21],0x0
    29D4: 7C 33 5E LCALL 0x335E
    29D7: C0 0F    JC    0x29E7
    29D9: 50 30    MOV   A,0x30
    29DB: 3B 04    CMP   A,[X+4]
    29DD: D0 09    JNC   0x29E7
    29DF: 52 01    MOV   A,[X+1]
    29E1: 54 13    MOV   [X+19],A
    29E3: 52 00    MOV   A,[X+0]
    29E5: 54 12    MOV   [X+18],A
    29E7: 3D 04 2E CMP   [X+4],0x2E
    29EA: B0 09    JNZ   0x29F4
    29EC: 52 01    MOV   A,[X+1]
    29EE: 54 06    MOV   [X+6],A
    29F0: 52 00    MOV   A,[X+0]
    29F2: 54 05    MOV   [X+5],A
    29F4: 3D 04 2D CMP   [X+4],0x2D
    29F7: B0 0A    JNZ   0x2A02
    29F9: 56 25 01 MOV   [X+37],0x1
    29FC: 56 24 00 MOV   [X+36],0x0
    29FF: 56 11 2D MOV   [X+17],0x2D
    2A02: 3D 04 00 CMP   [X+4],0x0
    2A05: B0 03    JNZ   0x2A09
    2A07: 80 12    JMP   0x2A1A
    2A09: 77 01    INC   [X+1]
    2A0B: 0F 00 00 ADC   [X+0],0x0
    2A0E: 52 01    MOV   A,[X+1]
    2A10: 11 14    SUB   A,0x14
    2A12: 52 00    MOV   A,[X+0]
    2A14: 31 80    XOR   A,0x80
    2A16: 19 80    SBB   A,0x80
    2A18: CF 31    JC    0x294A
    2A1A: 7C 33 5E LCALL 0x335E
    2A1D: D0 1B    JNC   0x2A39
    2A1F: 52 23    MOV   A,[X+35]
    2A21: 01 01    ADD   A,0x1
    2A23: 54 10    MOV   [X+16],A
    2A25: 52 22    MOV   A,[X+34]
    2A27: 09 00    ADC   A,0x0
    2A29: 54 0F    MOV   [X+15],A
    2A2B: 52 10    MOV   A,[X+16]
    2A2D: 01 01    ADD   A,0x1
    2A2F: 54 21    MOV   [X+33],A
    2A31: 52 0F    MOV   A,[X+15]
    2A33: 09 00    ADC   A,0x0
    2A35: 54 20    MOV   [X+32],A
    2A37: 80 2F    JMP   0x2A67
    2A39: 52 06    MOV   A,[X+6]
    2A3B: 54 10    MOV   [X+16],A
    2A3D: 52 05    MOV   A,[X+5]
    2A3F: 54 0F    MOV   [X+15],A
    2A41: 52 13    MOV   A,[X+19]
    2A43: 11 00    SUB   A,0x0
    2A45: 52 12    MOV   A,[X+18]
    2A47: 31 80    XOR   A,0x80
    2A49: 19 80    SBB   A,0x80
    2A4B: D0 0F    JNC   0x2A5B
    2A4D: 52 10    MOV   A,[X+16]
    2A4F: 01 01    ADD   A,0x1
    2A51: 54 21    MOV   [X+33],A
    2A53: 52 0F    MOV   A,[X+15]
    2A55: 09 00    ADC   A,0x0
    2A57: 54 20    MOV   [X+32],A
    2A59: 80 0D    JMP   0x2A67
    2A5B: 52 13    MOV   A,[X+19]
    2A5D: 01 01    ADD   A,0x1
    2A5F: 54 21    MOV   [X+33],A
    2A61: 52 12    MOV   A,[X+18]
    2A63: 09 00    ADC   A,0x0
    2A65: 54 20    MOV   [X+32],A
    2A67: 7C 33 E5 LCALL 0x33E5
    2A6A: D0 0D    JNC   0x2A78
    2A6C: 52 10    MOV   A,[X+16]
    2A6E: 11 01    SUB   A,0x1
    2A70: 54 0C    MOV   [X+12],A
    2A72: 52 0F    MOV   A,[X+15]
    2A74: 19 00    SBB   A,0x0
    2A76: 54 0B    MOV   [X+11],A
    2A78: 3D 0D 00 CMP   [X+13],0x0
    2A7B: B0 06    JNZ   0x2A82
    2A7D: 3D 0E 00 CMP   [X+14],0x0
    2A80: A3 DF    JZ    0x2E60
    2A82: 52 1F    MOV   A,[X+31]
    2A84: 11 00    SUB   A,0x0
    2A86: 52 1E    MOV   A,[X+30]
    2A88: 31 80    XOR   A,0x80
    2A8A: 19 80    SBB   A,0x80
    2A8C: D0 09    JNC   0x2A96
    2A8E: 52 0C    MOV   A,[X+12]
    2A90: 54 1F    MOV   [X+31],A
    2A92: 52 0B    MOV   A,[X+11]
    2A94: 54 1E    MOV   [X+30],A
    2A96: 56 01 00 MOV   [X+1],0x0
    2A99: 56 00 00 MOV   [X+0],0x0
    2A9C: 52 11    MOV   A,[X+17]
    2A9E: 3B 14    CMP   A,[X+20]
    2AA0: A0 0D    JZ    0x2AAE
    2AA2: 96 CE    CALL  <created procedures>
    2AA4: 40       NOP   
    2AA5: 97 81    CALL  0x3228
    2AA7: 40       NOP   
    2AA8: 60 D5    MOV   REG[0xD5],A
    2AAA: 52 11    MOV   A,[X+17]
    2AAC: 3F 4E    MVI   [__r1],A
    2AAE: 96 C2    CALL  <created procedures>
    2AB0: 40       NOP   
    2AB1: 52 1F    MOV   A,[X+31]
    2AB3: 03 0A    ADD   A,[X+10]
    2AB5: 53 4C    MOV   [__r3],A
    2AB7: 52 1E    MOV   A,[X+30]
    2AB9: 0B 09    ADC   A,[X+9]
    2ABB: 60 D4    MOV   REG[0xD4],A
    2ABD: 3E 4C    MVI   A,[__r3]
    2ABF: 53 4D    MOV   [__r2],A
    2AC1: 97 65    CALL  0x3228
    2AC3: 40       NOP   
    2AC4: 60 D5    MOV   REG[0xD5],A
    2AC6: 51 4D    MOV   A,[__r2]
    2AC8: 3F 4E    MVI   [__r1],A
    2ACA: 7C 33 DA LCALL 0x33DA
    2ACD: 60 D5    MOV   REG[0xD5],A
    2ACF: 50 2E    MOV   A,0x2E
    2AD1: 3F 4E    MVI   [__r1],A
    2AD3: 50 00    MOV   A,0x0
    2AD5: 13 F0    SUB   A,[X-16]
    2AD7: 52 EF    MOV   A,[X-17]
    2AD9: 31 80    XOR   A,0x80
    2ADB: 53 43    MOV   [__rX],A
    2ADD: 50 80    MOV   A,0x80
    2ADF: 1A 43    SBB   A,[__rX]
    2AE1: D0 06    JNC   0x2AE8
    2AE3: 77 01    INC   [X+1]
    2AE5: 0F 00 00 ADC   [X+0],0x0
    2AE8: 52 1F    MOV   A,[X+31]
    2AEA: 01 01    ADD   A,0x1
    2AEC: 54 03    MOV   [X+3],A
    2AEE: 52 1E    MOV   A,[X+30]
    2AF0: 09 00    ADC   A,0x0
    2AF2: 54 02    MOV   [X+2],A
    2AF4: 56 08 00 MOV   [X+8],0x0
    2AF7: 56 07 00 MOV   [X+7],0x0
    2AFA: 80 6C    JMP   0x2B67
    2AFC: 52 02    MOV   A,[X+2]
    2AFE: 3B 0F    CMP   A,[X+15]
    2B00: B0 07    JNZ   0x2B08
    2B02: 52 03    MOV   A,[X+3]
    2B04: 3B 10    CMP   A,[X+16]
    2B06: A0 5B    JZ    0x2B62
    2B08: 52 03    MOV   A,[X+3]
    2B0A: 13 21    SUB   A,[X+33]
    2B0C: 52 20    MOV   A,[X+32]
    2B0E: 97 D8    CALL  0x32E8
    2B10: 40       NOP   
    2B11: D0 1F    JNC   0x2B31
    2B13: 96 75    CALL  0x318A
    2B15: 40       NOP   
    2B16: 52 03    MOV   A,[X+3]
    2B18: 03 0A    ADD   A,[X+10]
    2B1A: 53 4C    MOV   [__r3],A
    2B1C: 52 02    MOV   A,[X+2]
    2B1E: 0B 09    ADC   A,[X+9]
    2B20: 60 D4    MOV   REG[0xD4],A
    2B22: 3E 4C    MVI   A,[__r3]
    2B24: 53 4D    MOV   [__r2],A
    2B26: 97 00    CALL  0x3228
    2B28: 40       NOP   
    2B29: 60 D5    MOV   REG[0xD5],A
    2B2B: 51 4D    MOV   A,[__r2]
    2B2D: 3F 4E    MVI   [__r1],A
    2B2F: 80 2D    JMP   0x2B5D
    2B31: 62 D0 00 MOV   REG[0xD0],0x0
    2B34: 52 F4    MOV   A,[X-12]
    2B36: 21 01    AND   A,0x1
    2B38: 53 4E    MOV   [__r1],A
    2B3A: 52 F3    MOV   A,[X-13]
    2B3C: 21 00    AND   A,0x0
    2B3E: 39 00    CMP   A,0x0
    2B40: B0 10    JNZ   0x2B51
    2B42: 3C 4E 00 CMP   [__r1],0x0
    2B45: B0 0B    JNZ   0x2B51
    2B47: 3D 07 00 CMP   [X+7],0x0
    2B4A: B0 3D    JNZ   0x2B88
    2B4C: 3D 08 00 CMP   [X+8],0x0
    2B4F: B0 38    JNZ   0x2B88
    2B51: 96 1F    CALL  <created procedures>
    2B53: 40       NOP   
    2B54: 96 D2    CALL  0x3228
    2B56: 40       NOP   
    2B57: 60 D5    MOV   REG[0xD5],A
    2B59: 50 30    MOV   A,0x30
    2B5B: 3F 4E    MVI   [__r1],A
    2B5D: 77 08    INC   [X+8]
    2B5F: 0F 07 00 ADC   [X+7],0x0
    2B62: 77 03    INC   [X+3]
    2B64: 0F 02 00 ADC   [X+2],0x0
    2B67: 52 08    MOV   A,[X+8]
    2B69: 13 F0    SUB   A,[X-16]
    2B6B: 52 EF    MOV   A,[X-17]
    2B6D: 31 80    XOR   A,0x80
    2B6F: 62 D0 00 MOV   REG[0xD0],0x0
    2B72: 53 43    MOV   [__rX],A
    2B74: 52 07    MOV   A,[X+7]
    2B76: 31 80    XOR   A,0x80
    2B78: 1A 43    SBB   A,[__rX]
    2B7A: D0 0D    JNC   0x2B88
    2B7C: 52 01    MOV   A,[X+1]
    2B7E: 11 0E    SUB   A,0xE
    2B80: 52 00    MOV   A,[X+0]
    2B82: 31 80    XOR   A,0x80
    2B84: 19 80    SBB   A,0x80
    2B86: CF 75    JC    0x2AFC
    2B88: 52 01    MOV   A,[X+1]
    2B8A: 11 01    SUB   A,0x1
    2B8C: 54 08    MOV   [X+8],A
    2B8E: 52 00    MOV   A,[X+0]
    2B90: 19 00    SBB   A,0x0
    2B92: 54 07    MOV   [X+7],A
    2B94: 3D EF 00 CMP   [X-17],0x0
    2B97: B0 0E    JNZ   0x2BA6
    2B99: 3D F0 00 CMP   [X-16],0x0
    2B9C: B0 09    JNZ   0x2BA6
    2B9E: 52 01    MOV   A,[X+1]
    2BA0: 54 08    MOV   [X+8],A
    2BA2: 52 00    MOV   A,[X+0]
    2BA4: 54 07    MOV   [X+7],A
    2BA6: 62 D0 00 MOV   REG[0xD0],0x0
    2BA9: 52 10    MOV   A,[X+16]
    2BAB: 13 1F    SUB   A,[X+31]
    2BAD: 53 4E    MOV   [__r1],A
    2BAF: 52 0F    MOV   A,[X+15]
    2BB1: 1B 1E    SBB   A,[X+30]
    2BB3: 53 4F    MOV   [__r0],A
    2BB5: 51 4E    MOV   A,[__r1]
    2BB7: 11 01    SUB   A,0x1
    2BB9: 54 29    MOV   [X+41],A
    2BBB: 51 4F    MOV   A,[__r0]
    2BBD: 19 00    SBB   A,0x0
    2BBF: 54 28    MOV   [X+40],A
    2BC1: 52 03    MOV   A,[X+3]
    2BC3: 13 21    SUB   A,[X+33]
    2BC5: 52 20    MOV   A,[X+32]
    2BC7: 31 80    XOR   A,0x80
    2BC9: 53 43    MOV   [__rX],A
    2BCB: 52 02    MOV   A,[X+2]
    2BCD: 31 80    XOR   A,0x80
    2BCF: 1A 43    SBB   A,[__rX]
    2BD1: D0 0D    JNC   0x2BDF
    2BD3: 7C 33 F0 LCALL 0x33F0
    2BD6: 39 2E    CMP   A,0x2E
    2BD8: B0 06    JNZ   0x2BDF
    2BDA: 77 03    INC   [X+3]
    2BDC: 0F 02 00 ADC   [X+2],0x0
    2BDF: 52 03    MOV   A,[X+3]
    2BE1: 13 21    SUB   A,[X+33]
    2BE3: 52 20    MOV   A,[X+32]
    2BE5: 97 01    CALL  0x32E8
    2BE7: 40       NOP   
    2BE8: D0 E6    JNC   0x2CCF
    2BEA: 7C 33 F0 LCALL 0x33F0
    2BED: 53 4E    MOV   [__r1],A
    2BEF: 55 4F 00 MOV   [__r0],0x0
    2BF2: 11 35    SUB   A,0x35
    2BF4: 50 00    MOV   A,0x0
    2BF6: 31 80    XOR   A,0x80
    2BF8: 19 80    SBB   A,0x80
    2BFA: C0 D4    JC    0x2CCF
    2BFC: 50 39    MOV   A,0x39
    2BFE: 97 A4    CALL  0x33A4
    2C00: 40       NOP   
    2C01: C0 CD    JC    0x2CCF
    2C03: 80 BF    JMP   0x2CC3
    2C05: 62 D0 00 MOV   REG[0xD0],0x0
    2C08: 96 56    CALL  0x3260
    2C0A: 40       NOP   
    2C0B: 60 D4    MOV   REG[0xD4],A
    2C0D: 3E 4E    MVI   A,[__r1]
    2C0F: 53 4E    MOV   [__r1],A
    2C11: 55 4F 00 MOV   [__r0],0x0
    2C14: 11 30    SUB   A,0x30
    2C16: 50 00    MOV   A,0x0
    2C18: 31 80    XOR   A,0x80
    2C1A: 19 80    SBB   A,0x80
    2C1C: C0 22    JC    0x2C3F
    2C1E: 50 38    MOV   A,0x38
    2C20: 97 82    CALL  0x33A4
    2C22: 40       NOP   
    2C23: C0 1B    JC    0x2C3F
    2C25: 96 39    CALL  0x3260
    2C27: 40       NOP   
    2C28: 53 4F    MOV   [__r0],A
    2C2A: 60 D4    MOV   REG[0xD4],A
    2C2C: 3E 4E    MVI   A,[__r1]
    2C2E: 7A 4E    DEC   [__r1]
    2C30: 53 4D    MOV   [__r2],A
    2C32: 06 4D 01 ADD   [__r2],0x1
    2C35: 51 4F    MOV   A,[__r0]
    2C37: 60 D5    MOV   REG[0xD5],A
    2C39: 51 4D    MOV   A,[__r2]
    2C3B: 3F 4E    MVI   [__r1],A
    2C3D: 80 91    JMP   0x2CCF
    2C3F: 62 D0 00 MOV   REG[0xD0],0x0
    2C42: 96 1C    CALL  0x3260
    2C44: 40       NOP   
    2C45: 60 D4    MOV   REG[0xD4],A
    2C47: 3E 4E    MVI   A,[__r1]
    2C49: 39 2E    CMP   A,0x2E
    2C4B: B0 5B    JNZ   0x2CA7
    2C4D: 7B 08    DEC   [X+8]
    2C4F: 1F 07 00 SBB   [X+7],0x0
    2C52: 96 0C    CALL  0x3260
    2C54: 40       NOP   
    2C55: 60 D4    MOV   REG[0xD4],A
    2C57: 3E 4E    MVI   A,[__r1]
    2C59: 53 4E    MOV   [__r1],A
    2C5B: 55 4F 00 MOV   [__r0],0x0
    2C5E: 11 30    SUB   A,0x30
    2C60: 50 00    MOV   A,0x0
    2C62: 31 80    XOR   A,0x80
    2C64: 19 80    SBB   A,0x80
    2C66: C0 22    JC    0x2C89
    2C68: 50 38    MOV   A,0x38
    2C6A: 97 38    CALL  0x33A4
    2C6C: 40       NOP   
    2C6D: C0 1B    JC    0x2C89
    2C6F: 95 EF    CALL  0x3260
    2C71: 40       NOP   
    2C72: 53 4F    MOV   [__r0],A
    2C74: 60 D4    MOV   REG[0xD4],A
    2C76: 3E 4E    MVI   A,[__r1]
    2C78: 7A 4E    DEC   [__r1]
    2C7A: 53 4D    MOV   [__r2],A
    2C7C: 06 4D 01 ADD   [__r2],0x1
    2C7F: 51 4F    MOV   A,[__r0]
    2C81: 60 D5    MOV   REG[0xD5],A
    2C83: 51 4D    MOV   A,[__r2]
    2C85: 3F 4E    MVI   [__r1],A
    2C87: 80 47    JMP   0x2CCF
    2C89: 62 D0 00 MOV   REG[0xD0],0x0
    2C8C: 95 D2    CALL  0x3260
    2C8E: 40       NOP   
    2C8F: 60 D4    MOV   REG[0xD4],A
    2C91: 3E 4E    MVI   A,[__r1]
    2C93: 39 39    CMP   A,0x39
    2C95: B0 11    JNZ   0x2CA7
    2C97: 95 C7    CALL  0x3260
    2C99: 40       NOP   
    2C9A: 60 D5    MOV   REG[0xD5],A
    2C9C: 50 31    MOV   A,0x31
    2C9E: 3F 4E    MVI   [__r1],A
    2CA0: 77 29    INC   [X+41]
    2CA2: 0F 28 00 ADC   [X+40],0x0
    2CA5: 80 29    JMP   0x2CCF
    2CA7: 62 D0 00 MOV   REG[0xD0],0x0
    2CAA: 95 B4    CALL  0x3260
    2CAC: 40       NOP   
    2CAD: 60 D4    MOV   REG[0xD4],A
    2CAF: 3E 4E    MVI   A,[__r1]
    2CB1: 39 39    CMP   A,0x39
    2CB3: B0 0A    JNZ   0x2CBE
    2CB5: 95 A9    CALL  0x3260
    2CB7: 40       NOP   
    2CB8: 60 D5    MOV   REG[0xD5],A
    2CBA: 50 30    MOV   A,0x30
    2CBC: 3F 4E    MVI   [__r1],A
    2CBE: 7B 08    DEC   [X+8]
    2CC0: 1F 07 00 SBB   [X+7],0x0
    2CC3: 52 08    MOV   A,[X+8]
    2CC5: 11 00    SUB   A,0x0
    2CC7: 52 07    MOV   A,[X+7]
    2CC9: 31 80    XOR   A,0x80
    2CCB: 19 80    SBB   A,0x80
    2CCD: DF 37    JNC   0x2C05
    2CCF: 94 A1    CALL  <created procedures>
    2CD1: 40       NOP   
    2CD2: 95 54    CALL  0x3228
    2CD4: 40       NOP   
    2CD5: 60 D5    MOV   REG[0xD5],A
    2CD7: 52 2C    MOV   A,[X+44]
    2CD9: 3F 4E    MVI   [__r1],A
    2CDB: 52 29    MOV   A,[X+41]
    2CDD: 11 00    SUB   A,0x0
    2CDF: 52 28    MOV   A,[X+40]
    2CE1: 31 80    XOR   A,0x80
    2CE3: 19 80    SBB   A,0x80
    2CE5: D0 17    JNC   0x2CFD
    2CE7: 94 A1    CALL  0x318A
    2CE9: 40       NOP   
    2CEA: 95 3C    CALL  0x3228
    2CEC: 40       NOP   
    2CED: 60 D5    MOV   REG[0xD5],A
    2CEF: 50 2D    MOV   A,0x2D
    2CF1: 3F 4E    MVI   [__r1],A
    2CF3: 52 29    MOV   A,[X+41]
    2CF5: 73       CPL   A
    2CF6: 54 29    MOV   [X+41],A
    2CF8: 52 28    MOV   A,[X+40]
    2CFA: 73       CPL   A
    2CFB: 54 28    MOV   [X+40],A
    2CFD: 50 00    MOV   A,0x0
    2CFF: 08       PUSH  A
    2D00: 50 0A    MOV   A,0xA
    2D02: 08       PUSH  A
    2D03: 52 28    MOV   A,[X+40]
    2D05: 08       PUSH  A
    2D06: 52 29    MOV   A,[X+41]
    2D08: 08       PUSH  A
    2D09: 62 D0 00 MOV   REG[0xD0],0x0
    2D0C: 96 CC    CALL  0x33DA
    2D0E: 40       NOP   
    2D0F: 08       PUSH  A
    2D10: 51 4E    MOV   A,[__r1]
    2D12: 08       PUSH  A
    2D13: 7C 1D 38 LCALL _itoa
    2D16: 38 FA    ADD   SP,0xFA
    2D18: 56 01 00 MOV   [X+1],0x0
    2D1B: 56 00 00 MOV   [X+0],0x0
    2D1E: 62 D0 00 MOV   REG[0xD0],0x0
    2D21: 96 B7    CALL  0x33DA
    2D23: 40       NOP   
    2D24: 60 D4    MOV   REG[0xD4],A
    2D26: 3E 4E    MVI   A,[__r1]
    2D28: 39 00    CMP   A,0x0
    2D2A: B0 0B    JNZ   0x2D36
    2D2C: 52 01    MOV   A,[X+1]
    2D2E: 54 18    MOV   [X+24],A
    2D30: 52 00    MOV   A,[X+0]
    2D32: 54 17    MOV   [X+23],A
    2D34: 80 12    JMP   0x2D47
    2D36: 77 01    INC   [X+1]
    2D38: 0F 00 00 ADC   [X+0],0x0
    2D3B: 52 01    MOV   A,[X+1]
    2D3D: 11 14    SUB   A,0x14
    2D3F: 52 00    MOV   A,[X+0]
    2D41: 31 80    XOR   A,0x80
    2D43: 19 80    SBB   A,0x80
    2D45: CF D8    JC    0x2D1E
    2D47: 62 D0 00 MOV   REG[0xD0],0x0
    2D4A: 52 F4    MOV   A,[X-12]
    2D4C: 21 04    AND   A,0x4
    2D4E: 53 4E    MOV   [__r1],A
    2D50: 52 F3    MOV   A,[X-13]
    2D52: 21 00    AND   A,0x0
    2D54: 39 00    CMP   A,0x0
    2D56: B0 06    JNZ   0x2D5D
    2D58: 3C 4E 00 CMP   [__r1],0x0
    2D5B: A0 48    JZ    0x2DA4
    2D5D: 52 18    MOV   A,[X+24]
    2D5F: 95 4C    CALL  0x32AD
    2D61: 40       NOP   
    2D62: 52 17    MOV   A,[X+23]
    2D64: 31 80    XOR   A,0x80
    2D66: 1A 43    SBB   A,[__rX]
    2D68: D3 9B    JNC   0x3104
    2D6A: 52 18    MOV   A,[X+24]
    2D6C: 54 03    MOV   [X+3],A
    2D6E: 52 17    MOV   A,[X+23]
    2D70: 54 02    MOV   [X+2],A
    2D72: 80 0D    JMP   0x2D80
    2D74: 94 A2    CALL  0x3218
    2D76: 40       NOP   
    2D77: 52 19    MOV   A,[X+25]
    2D79: 3F 4E    MVI   [__r1],A
    2D7B: 77 03    INC   [X+3]
    2D7D: 0F 02 00 ADC   [X+2],0x0
    2D80: 52 03    MOV   A,[X+3]
    2D82: 95 29    CALL  0x32AD
    2D84: 40       NOP   
    2D85: 52 02    MOV   A,[X+2]
    2D87: 31 80    XOR   A,0x80
    2D89: 1A 43    SBB   A,[__rX]
    2D8B: CF E8    JC    0x2D74
    2D8D: 52 F2    MOV   A,[X-14]
    2D8F: 11 01    SUB   A,0x1
    2D91: 53 4E    MOV   [__r1],A
    2D93: 52 F1    MOV   A,[X-15]
    2D95: 19 00    SBB   A,0x0
    2D97: 53 4F    MOV   [__r0],A
    2D99: 94 8D    CALL  0x3228
    2D9B: 40       NOP   
    2D9C: 60 D5    MOV   REG[0xD5],A
    2D9E: 50 00    MOV   A,0x0
    2DA0: 3F 4E    MVI   [__r1],A
    2DA2: 83 61    JMP   0x3104
    2DA4: 52 18    MOV   A,[X+24]
    2DA6: 95 05    CALL  0x32AD
    2DA8: 40       NOP   
    2DA9: 52 17    MOV   A,[X+23]
    2DAB: 31 80    XOR   A,0x80
    2DAD: 1A 43    SBB   A,[__rX]
    2DAF: D3 54    JNC   0x3104
    2DB1: 52 18    MOV   A,[X+24]
    2DB3: 54 03    MOV   [X+3],A
    2DB5: 52 17    MOV   A,[X+23]
    2DB7: 54 02    MOV   [X+2],A
    2DB9: 80 3D    JMP   0x2DF7
    2DBB: 62 D0 00 MOV   REG[0xD0],0x0
    2DBE: 52 03    MOV   A,[X+3]
    2DC0: 03 FC    ADD   A,[X-4]
    2DC2: 53 4E    MOV   [__r1],A
    2DC4: 52 02    MOV   A,[X+2]
    2DC6: 0B FB    ADC   A,[X-5]
    2DC8: 60 D4    MOV   REG[0xD4],A
    2DCA: 3E 4E    MVI   A,[__r1]
    2DCC: 53 4F    MOV   [__r0],A
    2DCE: 52 03    MOV   A,[X+3]
    2DD0: 03 F2    ADD   A,[X-14]
    2DD2: 53 4C    MOV   [__r3],A
    2DD4: 52 02    MOV   A,[X+2]
    2DD6: 0B F1    ADC   A,[X-15]
    2DD8: 53 4D    MOV   [__r2],A
    2DDA: 52 18    MOV   A,[X+24]
    2DDC: 14 4C    SUB   [__r3],A
    2DDE: 52 17    MOV   A,[X+23]
    2DE0: 1C 4D    SBB   [__r2],A
    2DE2: 52 FC    MOV   A,[X-4]
    2DE4: 04 4C    ADD   [__r3],A
    2DE6: 52 FB    MOV   A,[X-5]
    2DE8: 0C 4D    ADC   [__r2],A
    2DEA: 51 4D    MOV   A,[__r2]
    2DEC: 60 D5    MOV   REG[0xD5],A
    2DEE: 51 4F    MOV   A,[__r0]
    2DF0: 3F 4C    MVI   [__r3],A
    2DF2: 7B 03    DEC   [X+3]
    2DF4: 1F 02 00 SBB   [X+2],0x0
    2DF7: 52 03    MOV   A,[X+3]
    2DF9: 11 00    SUB   A,0x0
    2DFB: 52 02    MOV   A,[X+2]
    2DFD: 31 80    XOR   A,0x80
    2DFF: 19 80    SBB   A,0x80
    2E01: DF B9    JNC   0x2DBB
    2E03: 62 D0 00 MOV   REG[0xD0],0x0
    2E06: 96 06    CALL  0x340E
    2E08: 40       NOP   
    2E09: 51 4E    MOV   A,[__r1]
    2E0B: 11 01    SUB   A,0x1
    2E0D: 54 03    MOV   [X+3],A
    2E0F: 51 4F    MOV   A,[__r0]
    2E11: 19 00    SBB   A,0x0
    2E13: 54 02    MOV   [X+2],A
    2E15: 80 0D    JMP   0x2E23
    2E17: 93 FF    CALL  0x3218
    2E19: 40       NOP   
    2E1A: 52 14    MOV   A,[X+20]
    2E1C: 3F 4E    MVI   [__r1],A
    2E1E: 7B 03    DEC   [X+3]
    2E20: 1F 02 00 SBB   [X+2],0x0
    2E23: 52 03    MOV   A,[X+3]
    2E25: 11 00    SUB   A,0x0
    2E27: 52 02    MOV   A,[X+2]
    2E29: 31 80    XOR   A,0x80
    2E2B: 19 80    SBB   A,0x80
    2E2D: DF E9    JNC   0x2E17
    2E2F: 62 D0 00 MOV   REG[0xD0],0x0
    2E32: 52 F4    MOV   A,[X-12]
    2E34: 21 10    AND   A,0x10
    2E36: 53 4E    MOV   [__r1],A
    2E38: 52 F3    MOV   A,[X-13]
    2E3A: 21 00    AND   A,0x0
    2E3C: 39 00    CMP   A,0x0
    2E3E: B0 06    JNZ   0x2E45
    2E40: 3C 4E 00 CMP   [__r1],0x0
    2E43: A2 C0    JZ    0x3104
    2E45: 52 11    MOV   A,[X+17]
    2E47: 3B 14    CMP   A,[X+20]
    2E49: A2 BA    JZ    0x3104
    2E4B: 94 8F    CALL  0x32DC
    2E4D: 40       NOP   
    2E4E: 52 11    MOV   A,[X+17]
    2E50: 3F 4E    MVI   [__r1],A
    2E52: 95 BA    CALL  0x340E
    2E54: 40       NOP   
    2E55: 93 D1    CALL  0x3228
    2E57: 40       NOP   
    2E58: 60 D5    MOV   REG[0xD5],A
    2E5A: 52 14    MOV   A,[X+20]
    2E5C: 3F 4E    MVI   [__r1],A
    2E5E: 82 A5    JMP   0x3104
    2E60: 62 D0 00 MOV   REG[0xD0],0x0
    2E63: 52 F4    MOV   A,[X-12]
    2E65: 21 01    AND   A,0x1
    2E67: 53 4E    MOV   [__r1],A
    2E69: 52 F3    MOV   A,[X-13]
    2E6B: 21 00    AND   A,0x0
    2E6D: 39 00    CMP   A,0x0
    2E6F: B0 06    JNZ   0x2E76
    2E71: 3C 4E 00 CMP   [__r1],0x0
    2E74: A0 3C    JZ    0x2EB1
    2E76: 62 D0 00 MOV   REG[0xD0],0x0
    2E79: 52 10    MOV   A,[X+16]
    2E7B: 03 F0    ADD   A,[X-16]
    2E7D: 53 4E    MOV   [__r1],A
    2E7F: 52 0F    MOV   A,[X+15]
    2E81: 0B EF    ADC   A,[X-17]
    2E83: 53 4F    MOV   [__r0],A
    2E85: 51 4E    MOV   A,[__r1]
    2E87: 13 21    SUB   A,[X+33]
    2E89: 52 20    MOV   A,[X+32]
    2E8B: 31 80    XOR   A,0x80
    2E8D: 53 43    MOV   [__rX],A
    2E8F: 51 4F    MOV   A,[__r0]
    2E91: 31 80    XOR   A,0x80
    2E93: 1A 43    SBB   A,[__rX]
    2E95: C0 3E    JC    0x2ED4
    2E97: 52 10    MOV   A,[X+16]
    2E99: 03 F0    ADD   A,[X-16]
    2E9B: 53 4E    MOV   [__r1],A
    2E9D: 52 0F    MOV   A,[X+15]
    2E9F: 0B EF    ADC   A,[X-17]
    2EA1: 53 4F    MOV   [__r0],A
    2EA3: 51 4E    MOV   A,[__r1]
    2EA5: 01 01    ADD   A,0x1
    2EA7: 54 21    MOV   [X+33],A
    2EA9: 51 4F    MOV   A,[__r0]
    2EAB: 09 00    ADC   A,0x0
    2EAD: 54 20    MOV   [X+32],A
    2EAF: 80 24    JMP   0x2ED4
    2EB1: 62 D0 00 MOV   REG[0xD0],0x0
    2EB4: 52 10    MOV   A,[X+16]
    2EB6: 01 01    ADD   A,0x1
    2EB8: 53 4E    MOV   [__r1],A
    2EBA: 52 0F    MOV   A,[X+15]
    2EBC: 09 00    ADC   A,0x0
    2EBE: 53 4F    MOV   [__r0],A
    2EC0: 52 20    MOV   A,[X+32]
    2EC2: 3A 4F    CMP   A,[__r0]
    2EC4: B0 0F    JNZ   0x2ED4
    2EC6: 52 21    MOV   A,[X+33]
    2EC8: 3A 4E    CMP   A,[__r1]
    2ECA: B0 09    JNZ   0x2ED4
    2ECC: 52 10    MOV   A,[X+16]
    2ECE: 54 21    MOV   [X+33],A
    2ED0: 52 0F    MOV   A,[X+15]
    2ED2: 54 20    MOV   [X+32],A
    2ED4: 50 14    MOV   A,0x14
    2ED6: 13 21    SUB   A,[X+33]
    2ED8: 52 20    MOV   A,[X+32]
    2EDA: 93 0E    CALL  0x31EA
    2EDC: 40       NOP   
    2EDD: D0 07    JNC   0x2EE5
    2EDF: 56 21 14 MOV   [X+33],0x14
    2EE2: 56 20 00 MOV   [X+32],0x0
    2EE5: 52 21    MOV   A,[X+33]
    2EE7: 13 0C    SUB   A,[X+12]
    2EE9: 54 18    MOV   [X+24],A
    2EEB: 52 20    MOV   A,[X+32]
    2EED: 1B 0B    SBB   A,[X+11]
    2EEF: 54 17    MOV   [X+23],A
    2EF1: 52 11    MOV   A,[X+17]
    2EF3: 3B 14    CMP   A,[X+20]
    2EF5: A0 06    JZ    0x2EFC
    2EF7: 77 18    INC   [X+24]
    2EF9: 0F 17 00 ADC   [X+23],0x0
    2EFC: 52 F2    MOV   A,[X-14]
    2EFE: 13 18    SUB   A,[X+24]
    2F00: 52 17    MOV   A,[X+23]
    2F02: 31 80    XOR   A,0x80
    2F04: 62 D0 00 MOV   REG[0xD0],0x0
    2F07: 53 43    MOV   [__rX],A
    2F09: 52 F1    MOV   A,[X-15]
    2F0B: 31 80    XOR   A,0x80
    2F0D: 1A 43    SBB   A,[__rX]
    2F0F: D0 09    JNC   0x2F19
    2F11: 52 18    MOV   A,[X+24]
    2F13: 54 F2    MOV   [X-14],A
    2F15: 52 17    MOV   A,[X+23]
    2F17: 54 F1    MOV   [X-15],A
    2F19: 50 14    MOV   A,0x14
    2F1B: 13 F2    SUB   A,[X-14]
    2F1D: 52 F1    MOV   A,[X-15]
    2F1F: 92 C9    CALL  0x31EA
    2F21: 40       NOP   
    2F22: D0 07    JNC   0x2F2A
    2F24: 56 F2 14 MOV   [X-14],0x14
    2F27: 56 F1 00 MOV   [X-15],0x0
    2F2A: 50 14    MOV   A,0x14
    2F2C: 13 18    SUB   A,[X+24]
    2F2E: 52 17    MOV   A,[X+23]
    2F30: 92 B8    CALL  0x31EA
    2F32: 40       NOP   
    2F33: D0 07    JNC   0x2F3B
    2F35: 56 18 14 MOV   [X+24],0x14
    2F38: 56 17 00 MOV   [X+23],0x0
    2F3B: 62 D0 00 MOV   REG[0xD0],0x0
    2F3E: 52 F4    MOV   A,[X-12]
    2F40: 21 04    AND   A,0x4
    2F42: 53 4E    MOV   [__r1],A
    2F44: 52 F3    MOV   A,[X-13]
    2F46: 21 00    AND   A,0x0
    2F48: 39 00    CMP   A,0x0
    2F4A: B0 12    JNZ   0x2F5D
    2F4C: 3C 4E 00 CMP   [__r1],0x0
    2F4F: B0 0D    JNZ   0x2F5D
    2F51: 52 F1    MOV   A,[X-15]
    2F53: 3B 17    CMP   A,[X+23]
    2F55: B0 22    JNZ   0x2F78
    2F57: 52 F2    MOV   A,[X-14]
    2F59: 3B 18    CMP   A,[X+24]
    2F5B: B0 1C    JNZ   0x2F78
    2F5D: 56 27 00 MOV   [X+39],0x0
    2F60: 56 26 00 MOV   [X+38],0x0
    2F63: 52 11    MOV   A,[X+17]
    2F65: 3B 14    CMP   A,[X+20]
    2F67: A0 7F    JZ    0x2FE7
    2F69: 93 71    CALL  0x32DC
    2F6B: 40       NOP   
    2F6C: 52 11    MOV   A,[X+17]
    2F6E: 3F 4E    MVI   [__r1],A
    2F70: 56 27 01 MOV   [X+39],0x1
    2F73: 56 26 00 MOV   [X+38],0x0
    2F76: 80 70    JMP   0x2FE7
    2F78: 52 F2    MOV   A,[X-14]
    2F7A: 13 18    SUB   A,[X+24]
    2F7C: 54 27    MOV   [X+39],A
    2F7E: 52 F1    MOV   A,[X-15]
    2F80: 1B 17    SBB   A,[X+23]
    2F82: 54 26    MOV   [X+38],A
    2F84: 56 03 00 MOV   [X+3],0x0
    2F87: 56 02 00 MOV   [X+2],0x0
    2F8A: 80 0D    JMP   0x2F98
    2F8C: 92 8A    CALL  0x3218
    2F8E: 40       NOP   
    2F8F: 52 14    MOV   A,[X+20]
    2F91: 3F 4E    MVI   [__r1],A
    2F93: 77 03    INC   [X+3]
    2F95: 0F 02 00 ADC   [X+2],0x0
    2F98: 52 27    MOV   A,[X+39]
    2F9A: 13 03    SUB   A,[X+3]
    2F9C: 52 02    MOV   A,[X+2]
    2F9E: 31 80    XOR   A,0x80
    2FA0: 62 D0 00 MOV   REG[0xD0],0x0
    2FA3: 53 43    MOV   [__rX],A
    2FA5: 52 26    MOV   A,[X+38]
    2FA7: 31 80    XOR   A,0x80
    2FA9: 1A 43    SBB   A,[__rX]
    2FAB: DF E0    JNC   0x2F8C
    2FAD: 52 11    MOV   A,[X+17]
    2FAF: 3B 14    CMP   A,[X+20]
    2FB1: A0 35    JZ    0x2FE7
    2FB3: 52 F4    MOV   A,[X-12]
    2FB5: 21 10    AND   A,0x10
    2FB7: 53 4E    MOV   [__r1],A
    2FB9: 52 F3    MOV   A,[X-13]
    2FBB: 21 00    AND   A,0x0
    2FBD: 39 00    CMP   A,0x0
    2FBF: B0 06    JNZ   0x2FC6
    2FC1: 3C 4E 00 CMP   [__r1],0x0
    2FC4: A0 0A    JZ    0x2FCF
    2FC6: 93 14    CALL  0x32DC
    2FC8: 40       NOP   
    2FC9: 52 11    MOV   A,[X+17]
    2FCB: 3F 4E    MVI   [__r1],A
    2FCD: 80 14    JMP   0x2FE2
    2FCF: 62 D0 00 MOV   REG[0xD0],0x0
    2FD2: 52 27    MOV   A,[X+39]
    2FD4: 03 FC    ADD   A,[X-4]
    2FD6: 53 4E    MOV   [__r1],A
    2FD8: 52 26    MOV   A,[X+38]
    2FDA: 0B FB    ADC   A,[X-5]
    2FDC: 60 D5    MOV   REG[0xD5],A
    2FDE: 52 11    MOV   A,[X+17]
    2FE0: 3F 4E    MVI   [__r1],A
    2FE2: 77 27    INC   [X+39]
    2FE4: 0F 26 00 ADC   [X+38],0x0
    2FE7: 52 27    MOV   A,[X+39]
    2FE9: 54 03    MOV   [X+3],A
    2FEB: 52 26    MOV   A,[X+38]
    2FED: 54 02    MOV   [X+2],A
    2FEF: 3D 15 00 CMP   [X+21],0x0
    2FF2: B0 12    JNZ   0x3005
    2FF4: 3D 16 00 CMP   [X+22],0x0
    2FF7: B0 0D    JNZ   0x3005
    2FF9: 92 1D    CALL  0x3218
    2FFB: 40       NOP   
    2FFC: 50 30    MOV   A,0x30
    2FFE: 3F 4E    MVI   [__r1],A
    3000: 77 03    INC   [X+3]
    3002: 0F 02 00 ADC   [X+2],0x0
    3005: 56 01 00 MOV   [X+1],0x0
    3008: 56 00 00 MOV   [X+0],0x0
    300B: 80 1D    JMP   0x3029
    300D: 93 65    CALL  0x3374
    300F: 40       NOP   
    3010: 53 4F    MOV   [__r0],A
    3012: 52 0C    MOV   A,[X+12]
    3014: 02 4E    ADD   A,[__r1]
    3016: 53 4E    MOV   [__r1],A
    3018: 52 0B    MOV   A,[X+11]
    301A: 0A 4F    ADC   A,[__r0]
    301C: 92 D8    CALL  0x32F6
    301E: 40       NOP   
    301F: 77 03    INC   [X+3]
    3021: 0F 02 00 ADC   [X+2],0x0
    3024: 77 01    INC   [X+1]
    3026: 0F 00 00 ADC   [X+0],0x0
    3029: 52 01    MOV   A,[X+1]
    302B: 13 16    SUB   A,[X+22]
    302D: 52 15    MOV   A,[X+21]
    302F: 31 80    XOR   A,0x80
    3031: 62 D0 00 MOV   REG[0xD0],0x0
    3034: 53 43    MOV   [__rX],A
    3036: 52 00    MOV   A,[X+0]
    3038: 31 80    XOR   A,0x80
    303A: 1A 43    SBB   A,[__rX]
    303C: CF D0    JC    0x300D
    303E: 52 10    MOV   A,[X+16]
    3040: 13 21    SUB   A,[X+33]
    3042: 52 20    MOV   A,[X+32]
    3044: 31 80    XOR   A,0x80
    3046: 53 43    MOV   [__rX],A
    3048: 52 0F    MOV   A,[X+15]
    304A: 31 80    XOR   A,0x80
    304C: 1A 43    SBB   A,[__rX]
    304E: D0 0D    JNC   0x305C
    3050: 92 01    CALL  0x3253
    3052: 40       NOP   
    3053: 50 2E    MOV   A,0x2E
    3055: 3F 4E    MVI   [__r1],A
    3057: 77 03    INC   [X+3]
    3059: 0F 02 00 ADC   [X+2],0x0
    305C: 56 01 00 MOV   [X+1],0x0
    305F: 56 00 00 MOV   [X+0],0x0
    3062: 80 6E    JMP   0x30D1
    3064: 62 D0 00 MOV   REG[0xD0],0x0
    3067: 52 13    MOV   A,[X+19]
    3069: 13 06    SUB   A,[X+6]
    306B: 53 4E    MOV   [__r1],A
    306D: 52 12    MOV   A,[X+18]
    306F: 1B 05    SBB   A,[X+5]
    3071: 53 4F    MOV   [__r0],A
    3073: 52 01    MOV   A,[X+1]
    3075: 12 4E    SUB   A,[__r1]
    3077: 51 4F    MOV   A,[__r0]
    3079: 31 80    XOR   A,0x80
    307B: 53 43    MOV   [__rX],A
    307D: 52 00    MOV   A,[X+0]
    307F: 31 80    XOR   A,0x80
    3081: 1A 43    SBB   A,[__rX]
    3083: D0 26    JNC   0x30AA
    3085: 52 01    MOV   A,[X+1]
    3087: 03 0A    ADD   A,[X+10]
    3089: 53 4E    MOV   [__r1],A
    308B: 52 00    MOV   A,[X+0]
    308D: 0B 09    ADC   A,[X+9]
    308F: 53 4F    MOV   [__r0],A
    3091: 52 06    MOV   A,[X+6]
    3093: 02 4E    ADD   A,[__r1]
    3095: 53 4E    MOV   [__r1],A
    3097: 52 05    MOV   A,[X+5]
    3099: 0A 4F    ADC   A,[__r0]
    309B: 53 4F    MOV   [__r0],A
    309D: 06 4E 01 ADD   [__r1],0x1
    30A0: 0E 4F 00 ADC   [__r0],0x0
    30A3: 51 4F    MOV   A,[__r0]
    30A5: 92 4F    CALL  0x32F6
    30A7: 40       NOP   
    30A8: 80 1E    JMP   0x30C7
    30AA: 62 D0 00 MOV   REG[0xD0],0x0
    30AD: 52 F4    MOV   A,[X-12]
    30AF: 21 01    AND   A,0x1
    30B1: 53 4E    MOV   [__r1],A
    30B3: 52 F3    MOV   A,[X-13]
    30B5: 21 00    AND   A,0x0
    30B7: 39 00    CMP   A,0x0
    30B9: B0 06    JNZ   0x30C0
    30BB: 3C 4E 00 CMP   [__r1],0x0
    30BE: A0 31    JZ    0x30F0
    30C0: 91 56    CALL  0x3218
    30C2: 40       NOP   
    30C3: 50 30    MOV   A,0x30
    30C5: 3F 4E    MVI   [__r1],A
    30C7: 77 03    INC   [X+3]
    30C9: 0F 02 00 ADC   [X+2],0x0
    30CC: 77 01    INC   [X+1]
    30CE: 0F 00 00 ADC   [X+0],0x0
    30D1: 91 E6    CALL  0x32B9
    30D3: 40       NOP   
    30D4: D0 0D    JNC   0x30E2
    30D6: 52 03    MOV   A,[X+3]
    30D8: 11 14    SUB   A,0x14
    30DA: 52 02    MOV   A,[X+2]
    30DC: 31 80    XOR   A,0x80
    30DE: 19 80    SBB   A,0x80
    30E0: CF 83    JC    0x3064
    30E2: 80 0D    JMP   0x30F0
    30E4: 91 32    CALL  0x3218
    30E6: 40       NOP   
    30E7: 52 19    MOV   A,[X+25]
    30E9: 3F 4E    MVI   [__r1],A
    30EB: 77 03    INC   [X+3]
    30ED: 0F 02 00 ADC   [X+2],0x0
    30F0: 52 03    MOV   A,[X+3]
    30F2: 91 B9    CALL  0x32AD
    30F4: 40       NOP   
    30F5: 52 02    MOV   A,[X+2]
    30F7: 31 80    XOR   A,0x80
    30F9: 1A 43    SBB   A,[__rX]
    30FB: CF E8    JC    0x30E4
    30FD: 91 54    CALL  0x3253
    30FF: 40       NOP   
    3100: 50 00    MOV   A,0x0
    3102: 3F 4E    MVI   [__r1],A
    3104: 91 9B    CALL  0x32A1
    3106: 40       NOP   
    3107: 38 CF    ADD   SP,0xCF
    3109: 20       POP   X
    310A: 7F       RET   
__csdepi:
    310B: 10       PUSH  X
    310C: 4F       MOV   X,SP
    310D: 92 BA    CALL  0x33C9
    310F: 40       NOP   
    3110: 01 01    ADD   A,0x1
    3112: 53 51    MOV   [0x51],A
    3114: 51 4F    MOV   A,[__r0]
    3116: 09 00    ADC   A,0x0
    3118: 53 50    MOV   [0x50],A
    311A: 51 4F    MOV   A,[__r0]
    311C: 60 D5    MOV   REG[0xD5],A
    311E: 52 FC    MOV   A,[X-4]
    3120: 3F 4E    MVI   [__r1],A
    3122: 20       POP   X
    3123: 7F       RET   
_csprintf:
    3124: 10       PUSH  X
    3125: 4F       MOV   X,SP
    3126: 38 02    ADD   SP,0x2
    3128: 62 D0 00 MOV   REG[0xD0],0x0
    312B: 52 FC    MOV   A,[X-4]
    312D: 53 51    MOV   [0x51],A
    312F: 52 FB    MOV   A,[X-5]
    3131: 53 50    MOV   [0x50],A
    3133: 5A 4E    MOV   [__r1],X
    3135: 16 4E 07 SUB   [__r1],0x7
    3138: 51 4E    MOV   A,[__r1]
    313A: 54 01    MOV   [X+1],A
    313C: 56 00 07 MOV   [X+0],0x7
    313F: 52 00    MOV   A,[X+0]
    3141: 08       PUSH  A
    3142: 52 01    MOV   A,[X+1]
    3144: 08       PUSH  A
    3145: 52 F9    MOV   A,[X-7]
    3147: 08       PUSH  A
    3148: 52 FA    MOV   A,[X-6]
    314A: 08       PUSH  A
    314B: 50 03    MOV   A,0x3
    314D: 08       PUSH  A
    314E: 50 D1    MOV   A,0xD1
    3150: 08       PUSH  A
    3151: 7C 0B D8 LCALL __cprint
    3154: 38 FA    ADD   SP,0xFA
    3156: 92 71    CALL  0x33C9
    3158: 40       NOP   
    3159: 51 4F    MOV   A,[__r0]
    315B: 60 D5    MOV   REG[0xD5],A
    315D: 50 00    MOV   A,0x0
    315F: 3F 4E    MVI   [__r1],A
    3161: 51 51    MOV   A,[0x51]
    3163: 13 FC    SUB   A,[X-4]
    3165: 53 4E    MOV   [__r1],A
    3167: 51 50    MOV   A,[0x50]
    3169: 1B FB    SBB   A,[X-5]
    316B: 53 4F    MOV   [__r0],A
    316D: 38 FE    ADD   SP,0xFE
    316F: 20       POP   X
    3170: 7F       RET   
    3171: 30       HALT  
<created procedures>:
    3172: 62 D0 00 MOV   REG[0xD0],0x0
    3175: 52 01    MOV   A,[X+1]
    3177: 53 4E    MOV   [__r1],A
    3179: 52 00    MOV   A,[X+0]
    317B: 53 4F    MOV   [__r0],A
    317D: 51 4E    MOV   A,[__r1]
    317F: 01 01    ADD   A,0x1
    3181: 54 01    MOV   [X+1],A
    3183: 51 4F    MOV   A,[__r0]
    3185: 09 00    ADC   A,0x0
    3187: 54 00    MOV   [X+0],A
    3189: 7F       RET   
    318A: 52 01    MOV   A,[X+1]
    318C: 53 4E    MOV   [__r1],A
    318E: 52 00    MOV   A,[X+0]
    3190: 53 4F    MOV   [__r0],A
    3192: 51 4E    MOV   A,[__r1]
    3194: 01 01    ADD   A,0x1
    3196: 54 01    MOV   [X+1],A
    3198: 51 4F    MOV   A,[__r0]
    319A: 09 00    ADC   A,0x0
    319C: 54 00    MOV   [X+0],A
    319E: 7F       RET   
    319F: 62 D0 00 MOV   REG[0xD0],0x0
    31A2: 52 01    MOV   A,[X+1]
    31A4: 53 4E    MOV   [__r1],A
    31A6: 52 00    MOV   A,[X+0]
    31A8: 53 4F    MOV   [__r0],A
    31AA: 7F       RET   
    31AB: 62 D0 00 MOV   REG[0xD0],0x0
    31AE: 52 FA    MOV   A,[X-6]
    31B0: 53 4E    MOV   [__r1],A
    31B2: 52 F9    MOV   A,[X-7]
    31B4: 10       PUSH  X
    31B5: 58 4E    MOV   X,[__r1]
    31B7: 28       ROMX  
    31B8: 20       POP   X
    31B9: 7F       RET   
    31BA: 52 FA    MOV   A,[X-6]
    31BC: 53 4E    MOV   [__r1],A
    31BE: 52 F9    MOV   A,[X-7]
    31C0: 10       PUSH  X
    31C1: 58 4E    MOV   X,[__r1]
    31C3: 28       ROMX  
    31C4: 20       POP   X
    31C5: 7F       RET   
    31C6: 52 01    MOV   A,[X+1]
    31C8: 53 4E    MOV   [__r1],A
    31CA: 52 00    MOV   A,[X+0]
    31CC: 53 4F    MOV   [__r0],A
    31CE: 51 4E    MOV   A,[__r1]
    31D0: 01 FF    ADD   A,0xFF
    31D2: 54 01    MOV   [X+1],A
    31D4: 51 4F    MOV   A,[__r0]
    31D6: 09 FF    ADC   A,0xFF
    31D8: 54 00    MOV   [X+0],A
    31DA: 51 4F    MOV   A,[__r0]
    31DC: 60 D5    MOV   REG[0xD5],A
    31DE: 7F       RET   
    31DF: 53 4D    MOV   [__r2],A
    31E1: 51 4F    MOV   A,[__r0]
    31E3: 60 D5    MOV   REG[0xD5],A
    31E5: 51 4D    MOV   A,[__r2]
    31E7: 3F 4E    MVI   [__r1],A
    31E9: 7F       RET   
    31EA: 31 80    XOR   A,0x80
    31EC: 62 D0 00 MOV   REG[0xD0],0x0
    31EF: 53 43    MOV   [__rX],A
    31F1: 50 80    MOV   A,0x80
    31F3: 1A 43    SBB   A,[__rX]
    31F5: 7F       RET   
    31F6: 51 4E    MOV   A,[__r1]
    31F8: 01 FF    ADD   A,0xFF
    31FA: 54 01    MOV   [X+1],A
    31FC: 51 4F    MOV   A,[__r0]
    31FE: 09 FF    ADC   A,0xFF
    3200: 54 00    MOV   [X+0],A
    3202: 51 4F    MOV   A,[__r0]
    3204: 60 D5    MOV   REG[0xD5],A
    3206: 7F       RET   
    3207: 0F F7 FF ADC   [X-9],0xFF
    320A: 62 D0 00 MOV   REG[0xD0],0x0
    320D: 52 F8    MOV   A,[X-8]
    320F: 53 4E    MOV   [__r1],A
    3211: 52 F7    MOV   A,[X-9]
    3213: 60 D4    MOV   REG[0xD4],A
    3215: 3E 4E    MVI   A,[__r1]
    3217: 7F       RET   
    3218: 62 D0 00 MOV   REG[0xD0],0x0
    321B: 52 03    MOV   A,[X+3]
    321D: 03 FC    ADD   A,[X-4]
    321F: 53 4E    MOV   [__r1],A
    3221: 52 02    MOV   A,[X+2]
    3223: 0B FB    ADC   A,[X-5]
    3225: 60 D5    MOV   REG[0xD5],A
    3227: 7F       RET   
    3228: 52 FC    MOV   A,[X-4]
    322A: 04 4E    ADD   [__r1],A
    322C: 52 FB    MOV   A,[X-5]
    322E: 0C 4F    ADC   [__r0],A
    3230: 51 4F    MOV   A,[__r0]
    3232: 7F       RET   
    3233: 52 10    MOV   A,[X+16]
    3235: 53 4E    MOV   [__r1],A
    3237: 52 0F    MOV   A,[X+15]
    3239: 53 4F    MOV   [__r0],A
    323B: 51 4E    MOV   A,[__r1]
    323D: 01 01    ADD   A,0x1
    323F: 54 10    MOV   [X+16],A
    3241: 51 4F    MOV   A,[__r0]
    3243: 09 00    ADC   A,0x0
    3245: 54 0F    MOV   [X+15],A
    3247: 7F       RET   
    3248: 52 F8    MOV   A,[X-8]
    324A: 53 4E    MOV   [__r1],A
    324C: 52 F7    MOV   A,[X-9]
    324E: 60 D4    MOV   REG[0xD4],A
    3250: 3E 4E    MVI   A,[__r1]
    3252: 7F       RET   
    3253: 52 03    MOV   A,[X+3]
    3255: 03 FC    ADD   A,[X-4]
    3257: 53 4E    MOV   [__r1],A
    3259: 52 02    MOV   A,[X+2]
    325B: 0B FB    ADC   A,[X-5]
    325D: 60 D5    MOV   REG[0xD5],A
    325F: 7F       RET   
    3260: 52 08    MOV   A,[X+8]
    3262: 03 FC    ADD   A,[X-4]
    3264: 53 4E    MOV   [__r1],A
    3266: 52 07    MOV   A,[X+7]
    3268: 0B FB    ADC   A,[X-5]
    326A: 7F       RET   
    326B: 62 D0 00 MOV   REG[0xD0],0x0
    326E: 52 FC    MOV   A,[X-4]
    3270: 53 4E    MOV   [__r1],A
    3272: 52 FB    MOV   A,[X-5]
    3274: 60 D5    MOV   REG[0xD5],A
    3276: 50 30    MOV   A,0x30
    3278: 3F 4E    MVI   [__r1],A
    327A: 52 FC    MOV   A,[X-4]
    327C: 01 01    ADD   A,0x1
    327E: 53 4E    MOV   [__r1],A
    3280: 52 FB    MOV   A,[X-5]
    3282: 09 00    ADC   A,0x0
    3284: 60 D5    MOV   REG[0xD5],A
    3286: 50 00    MOV   A,0x0
    3288: 3F 4E    MVI   [__r1],A
    328A: 52 FC    MOV   A,[X-4]
    328C: 53 4E    MOV   [__r1],A
    328E: 52 FB    MOV   A,[X-5]
    3290: 53 4F    MOV   [__r0],A
    3292: 7F       RET   
    3293: 62 D0 00 MOV   REG[0xD0],0x0
    3296: 52 07    MOV   A,[X+7]
    3298: 53 4E    MOV   [__r1],A
    329A: 52 06    MOV   A,[X+6]
    329C: 60 D4    MOV   REG[0xD4],A
    329E: 3E 4E    MVI   A,[__r1]
    32A0: 7F       RET   
    32A1: 62 D0 00 MOV   REG[0xD0],0x0
    32A4: 52 FC    MOV   A,[X-4]
    32A6: 53 4E    MOV   [__r1],A
    32A8: 52 FB    MOV   A,[X-5]
    32AA: 53 4F    MOV   [__r0],A
    32AC: 7F       RET   
    32AD: 13 F2    SUB   A,[X-14]
    32AF: 52 F1    MOV   A,[X-15]
    32B1: 31 80    XOR   A,0x80
    32B3: 62 D0 00 MOV   REG[0xD0],0x0
    32B6: 53 43    MOV   [__rX],A
    32B8: 7F       RET   
    32B9: 52 01    MOV   A,[X+1]
    32BB: 13 F0    SUB   A,[X-16]
    32BD: 52 EF    MOV   A,[X-17]
    32BF: 31 80    XOR   A,0x80
    32C1: 62 D0 00 MOV   REG[0xD0],0x0
    32C4: 53 43    MOV   [__rX],A
    32C6: 52 00    MOV   A,[X+0]
    32C8: 31 80    XOR   A,0x80
    32CA: 1A 43    SBB   A,[__rX]
    32CC: 7F       RET   
    32CD: 62 D0 00 MOV   REG[0xD0],0x0
    32D0: 52 FC    MOV   A,[X-4]
    32D2: 53 4E    MOV   [__r1],A
    32D4: 52 FB    MOV   A,[X-5]
    32D6: 10       PUSH  X
    32D7: 58 4E    MOV   X,[__r1]
    32D9: 28       ROMX  
    32DA: 20       POP   X
    32DB: 7F       RET   
    32DC: 62 D0 00 MOV   REG[0xD0],0x0
    32DF: 52 FC    MOV   A,[X-4]
    32E1: 53 4E    MOV   [__r1],A
    32E3: 52 FB    MOV   A,[X-5]
    32E5: 60 D5    MOV   REG[0xD5],A
    32E7: 7F       RET   
    32E8: 31 80    XOR   A,0x80
    32EA: 62 D0 00 MOV   REG[0xD0],0x0
    32ED: 53 43    MOV   [__rX],A
    32EF: 52 02    MOV   A,[X+2]
    32F1: 31 80    XOR   A,0x80
    32F3: 1A 43    SBB   A,[__rX]
    32F5: 7F       RET   
    32F6: 60 D4    MOV   REG[0xD4],A
    32F8: 3E 4E    MVI   A,[__r1]
    32FA: 53 4F    MOV   [__r0],A
    32FC: 52 03    MOV   A,[X+3]
    32FE: 03 FC    ADD   A,[X-4]
    3300: 53 4C    MOV   [__r3],A
    3302: 52 02    MOV   A,[X+2]
    3304: 0B FB    ADC   A,[X-5]
    3306: 60 D5    MOV   REG[0xD5],A
    3308: 51 4F    MOV   A,[__r0]
    330A: 3F 4C    MVI   [__r3],A
    330C: 7F       RET   
    330D: 62 D0 00 MOV   REG[0xD0],0x0
    3310: 68 4F    ASR   [__r0]
    3312: 6E 4E    RRC   [__r1]
    3314: 6E 4D    RRC   [__r2]
    3316: 6E 4C    RRC   [__r3]
    3318: 78       DEC   A
    3319: BF F3    JNZ   0x330D
    331B: 7F       RET   
    331C: 62 D0 00 MOV   REG[0xD0],0x0
    331F: 68 4B    ASR   [__r4]
    3321: 6E 4A    RRC   [__r5]
    3323: 6E 49    RRC   [__r6]
    3325: 6E 48    RRC   [__r7]
    3327: 78       DEC   A
    3328: BF F3    JNZ   0x331C
    332A: 7F       RET   
    332B: 62 D0 00 MOV   REG[0xD0],0x0
    332E: 65 48    ASL   [__r7]
    3330: 6B 49    RLC   [__r6]
    3332: 6B 4A    RLC   [__r5]
    3334: 6B 4B    RLC   [__r4]
    3336: 78       DEC   A
    3337: BF F3    JNZ   0x332B
    3339: 7F       RET   
    333A: 53 4F    MOV   [__r0],A
    333C: 51 4E    MOV   A,[__r1]
    333E: 01 01    ADD   A,0x1
    3340: 54 03    MOV   [X+3],A
    3342: 51 4F    MOV   A,[__r0]
    3344: 09 00    ADC   A,0x0
    3346: 54 02    MOV   [X+2],A
    3348: 7F       RET   
    3349: 52 07    MOV   A,[X+7]
    334B: 53 4E    MOV   [__r1],A
    334D: 52 06    MOV   A,[X+6]
    334F: 53 4F    MOV   [__r0],A
    3351: 51 4E    MOV   A,[__r1]
    3353: 01 01    ADD   A,0x1
    3355: 54 07    MOV   [X+7],A
    3357: 51 4F    MOV   A,[__r0]
    3359: 09 00    ADC   A,0x0
    335B: 54 06    MOV   [X+6],A
    335D: 7F       RET   
    335E: 52 06    MOV   A,[X+6]
    3360: 11 00    SUB   A,0x0
    3362: 52 05    MOV   A,[X+5]
    3364: 31 80    XOR   A,0x80
    3366: 19 80    SBB   A,0x80
    3368: 7F       RET   
    3369: 10       PUSH  X
    336A: 58 4E    MOV   X,[__r1]
    336C: 28       ROMX  
    336D: 20       POP   X
    336E: 53 4E    MOV   [__r1],A
    3370: 55 4F 00 MOV   [__r0],0x0
    3373: 7F       RET   
    3374: 62 D0 00 MOV   REG[0xD0],0x0
    3377: 52 01    MOV   A,[X+1]
    3379: 03 0A    ADD   A,[X+10]
    337B: 53 4E    MOV   [__r1],A
    337D: 52 00    MOV   A,[X+0]
    337F: 0B 09    ADC   A,[X+9]
    3381: 7F       RET   
    3382: 62 D0 00 MOV   REG[0xD0],0x0
    3385: 52 01    MOV   A,[X+1]
    3387: 53 4E    MOV   [__r1],A
    3389: 52 00    MOV   A,[X+0]
    338B: 60 D4    MOV   REG[0xD4],A
    338D: 3E 4E    MVI   A,[__r1]
    338F: 7F       RET   
    3390: 62 D0 00 MOV   REG[0xD0],0x0
    3393: 51 4B    MOV   A,[__r4]
    3395: 54 0C    MOV   [X+12],A
    3397: 51 4A    MOV   A,[__r5]
    3399: 54 0D    MOV   [X+13],A
    339B: 51 49    MOV   A,[__r6]
    339D: 54 0E    MOV   [X+14],A
    339F: 51 48    MOV   A,[__r7]
    33A1: 54 0F    MOV   [X+15],A
    33A3: 7F       RET   
    33A4: 12 4E    SUB   A,[__r1]
    33A6: 51 4F    MOV   A,[__r0]
    33A8: 31 80    XOR   A,0x80
    33AA: 53 43    MOV   [__rX],A
    33AC: 50 80    MOV   A,0x80
    33AE: 1A 43    SBB   A,[__rX]
    33B0: 7F       RET   
    33B1: 62 D0 00 MOV   REG[0xD0],0x0
    33B4: 51 4E    MOV   A,[__r1]
    33B6: 54 0B    MOV   [X+11],A
    33B8: 51 4F    MOV   A,[__r0]
    33BA: 54 0A    MOV   [X+10],A
    33BC: 7F       RET   
    33BD: 62 D0 00 MOV   REG[0xD0],0x0
    33C0: 51 4E    MOV   A,[__r1]
    33C2: 54 0A    MOV   [X+10],A
    33C4: 51 4F    MOV   A,[__r0]
    33C6: 54 09    MOV   [X+9],A
    33C8: 7F       RET   
    33C9: 62 D0 00 MOV   REG[0xD0],0x0
    33CC: 51 51    MOV   A,[0x51]
    33CE: 08       PUSH  A
    33CF: 51 50    MOV   A,[0x50]
    33D1: 62 D0 00 MOV   REG[0xD0],0x0
    33D4: 53 4F    MOV   [__r0],A
    33D6: 18       POP   A
    33D7: 53 4E    MOV   [__r1],A
    33D9: 7F       RET   
    33DA: 52 01    MOV   A,[X+1]
    33DC: 03 FC    ADD   A,[X-4]
    33DE: 53 4E    MOV   [__r1],A
    33E0: 52 00    MOV   A,[X+0]
    33E2: 0B FB    ADC   A,[X-5]
    33E4: 7F       RET   
    33E5: 52 0C    MOV   A,[X+12]
    33E7: 11 00    SUB   A,0x0
    33E9: 52 0B    MOV   A,[X+11]
    33EB: 31 80    XOR   A,0x80
    33ED: 19 80    SBB   A,0x80
    33EF: 7F       RET   
    33F0: 52 03    MOV   A,[X+3]
    33F2: 03 0A    ADD   A,[X+10]
    33F4: 53 4E    MOV   [__r1],A
    33F6: 52 02    MOV   A,[X+2]
    33F8: 0B 09    ADC   A,[X+9]
    33FA: 60 D4    MOV   REG[0xD4],A
    33FC: 3E 4E    MVI   A,[__r1]
    33FE: 7F       RET   
    33FF: 62 D0 00 MOV   REG[0xD0],0x0
    3402: 52 0D    MOV   A,[X+13]
    3404: 53 4E    MOV   [__r1],A
    3406: 52 0C    MOV   A,[X+12]
    3408: 10       PUSH  X
    3409: 58 4E    MOV   X,[__r1]
    340B: 28       ROMX  
    340C: 20       POP   X
    340D: 7F       RET   
    340E: 52 F2    MOV   A,[X-14]
    3410: 13 18    SUB   A,[X+24]
    3412: 53 4E    MOV   [__r1],A
    3414: 52 F1    MOV   A,[X-15]
    3416: 1B 17    SBB   A,[X+23]
    3418: 53 4F    MOV   [__r0],A
    341A: 7F       RET   
    341B: 6C FB    RLC   [X-5]
    341D: 6C FA    RLC   [X-6]
    341F: 6C F9    RLC   [X-7]
    3421: 6B 41    RLC   [__rZ]
    3423: 6B 42    RLC   [__rY]
    3425: 6B 43    RLC   [__rX]
    3427: 7F       RET   
    3428: 50 00    MOV   A,0x0
    342A: 53 4F    MOV   [__r0],A
    342C: 53 43    MOV   [__rX],A
    342E: 53 42    MOV   [__rY],A
    3430: 53 41    MOV   [__rZ],A
    3432: 7F       RET   
