m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/vm
Ecounter
Z0 w1584447114
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 d/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim
Z5 8/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/counter.vhd
Z6 F/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/counter.vhd
l0
L5
VWN6[`2Ml>H_NzLzZ2bVWf1
!s100 T1MOIeFTj7@AFA8]Q?ZdA1
Z7 OV;C;10.5b;63
32
Z8 !s110 1585394222
!i10b 1
Z9 !s108 1585394222.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/counter.vhd|
Z11 !s107 /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/counter.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Acounter_logic
R1
R2
R3
DEx4 work 7 counter 0 22 WN6[`2Ml>H_NzLzZ2bVWf1
l31
L23
VXanAWkKfk3QCD@AdV=BMH0
!s100 FS_b3GXY;dNERF7nO?c5n2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ecounter_tb
Z14 w1585145161
R1
R2
R3
R4
Z15 8/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/counter_tb.vhd
Z16 F/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/counter_tb.vhd
l0
L5
VLdJAo:`o8ZHeE<Q[EC13V3
!s100 JV0ok1QOGZf;gZO:<Ic^^0
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/counter_tb.vhd|
Z18 !s107 /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/counter_tb.vhd|
!i113 1
R12
R13
Acounter_tb_logic
R1
R2
R3
DEx4 work 10 counter_tb 0 22 LdJAo:`o8ZHeE<Q[EC13V3
l40
L8
VgZa[5SU45H6cmZG3ZH3N80
!s100 Mh^W[`S58Z?jhV^lY@9W@3
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Ede1_soc_top_level
Z19 w1585252659
R2
R3
R4
Z20 8/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/DE1_SoC_top_level.vhd
Z21 F/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/DE1_SoC_top_level.vhd
l0
L4
VEVO_n>jfNaF>_FUKPkDMQ3
!s100 3@o5564olSOKI^nIeR`cL1
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/DE1_SoC_top_level.vhd|
Z23 !s107 /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/DE1_SoC_top_level.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 17 de1_soc_top_level 0 22 EVO_n>jfNaF>_FUKPkDMQ3
l54
L32
VZ_FW=eZh>]N@=QZ2ALEJ01
!s100 N:9KZ7=2RmY;Q=Z03YHi63
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Eparallel_port
Z24 w1585391189
R1
R2
R3
R4
Z25 8/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/parallel_port.vhd
Z26 F/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/parallel_port.vhd
l0
L5
VO3nL<7[L1WnTKLz<=k>961
!s100 IO_o?P2NiG_EJRm8jL4hR2
R7
32
R8
!i10b 1
R9
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/parallel_port.vhd|
Z28 !s107 /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/hdl/parallel_port.vhd|
!i113 1
R12
R13
Aparallel_port_logic
R1
R2
R3
DEx4 work 13 parallel_port 0 22 O3nL<7[L1WnTKLz<=k>961
l35
L29
VkR;P^B_RFki3TRG5O46Cz2
!s100 :gNdk@bJbDgaZ[`G9khF30
R7
32
R8
!i10b 1
R9
R27
R28
!i113 1
R12
R13
Eparallel_port_tb
Z29 w1585394207
R1
R2
R3
R4
Z30 8/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
Z31 F/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
l0
L5
Vf:kk761OaJ6lQglN]M08[2
!s100 Z3`hd9K3=bm7`YL2ClL;=2
R7
32
R8
!i10b 1
R9
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd|
Z33 !s107 /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd|
!i113 1
R12
R13
Aparallel_port_tb_logic
R1
R2
R3
Z34 DEx4 work 16 parallel_port_tb 0 22 f:kk761OaJ6lQglN]M08[2
l39
L8
Z35 VMgR?FLD8l1Vf?4l`k[[If2
Z36 !s100 UoP9C?15c3O0YV4]B193W2
R7
32
R8
!i10b 1
R9
R32
R33
!i113 1
R12
R13
Etst_bench
Z37 w1583747623
R2
R3
R4
Z38 8/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/counter_parallel_port_tb.vhd
Z39 F/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/counter_parallel_port_tb.vhd
l0
L4
VF_6OZbQ12Ui_Hb8MUES[a0
!s100 JJ5Q_j9=7M?@DZRB2Y6RH2
R7
32
R8
!i10b 1
R9
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/counter_parallel_port_tb.vhd|
Z41 !s107 /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/counter_parallel_port_tb.vhd|
!i113 1
R12
R13
Atst_bench_logic
R2
R3
DEx4 work 9 tst_bench 0 22 F_6OZbQ12Ui_Hb8MUES[a0
l22
L7
V[V4?>cK<03N4ggH8Ue3V:2
!s100 aN;576U_hJPZhIWO3_gXX3
R7
32
R8
!i10b 1
R9
R40
R41
!i113 1
R12
R13
