08:27:49 INFO  : Registering command handlers for SDK TCF services
08:27:49 INFO  : Launching XSCT server: xsct.bat -interactive D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\temp_xsdb_launch_script.tcl
08:27:52 INFO  : XSCT server has started successfully.
08:27:52 INFO  : Successfully done setting XSCT server connection channel  
08:27:54 INFO  : Successfully done setting SDK workspace  
08:27:54 INFO  : Processing command line option -hwspec D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf.
08:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
08:30:49 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
08:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:31:21 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
08:31:21 INFO  : 'jtag frequency' command is executed.
08:31:21 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:31:21 INFO  : Context for 'APU' is selected.
08:31:21 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:31:21 INFO  : 'configparams force-mem-access 1' command is executed.
08:31:21 INFO  : Context for 'APU' is selected.
08:31:21 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
08:31:22 INFO  : 'psu_init' command is executed.
08:31:23 INFO  : 'after 1000' command is executed.
08:31:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:31:24 INFO  : 'after 1000' command is executed.
08:31:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:31:24 INFO  : 'catch {psu_protection}' command is executed.
08:31:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:31:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:31:25 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
08:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
08:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

08:31:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:31:25 INFO  : 'con' command is executed.
08:31:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

08:31:25 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
08:31:42 INFO  : Disconnected from the channel tcfchan#1.
08:31:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:31:50 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
08:31:50 INFO  : 'jtag frequency' command is executed.
08:31:50 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:31:50 INFO  : Context for 'APU' is selected.
08:31:50 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
08:31:50 INFO  : Context for 'APU' is selected.
08:31:50 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
08:31:51 INFO  : 'psu_init' command is executed.
08:31:52 INFO  : 'after 1000' command is executed.
08:31:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:31:53 INFO  : 'after 1000' command is executed.
08:31:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:31:53 INFO  : 'catch {psu_protection}' command is executed.
08:31:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:31:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:31:54 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
08:31:54 INFO  : 'configparams force-mem-access 0' command is executed.
08:31:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

08:31:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:31:54 INFO  : 'con' command is executed.
08:31:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

08:31:54 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
08:32:05 INFO  : Disconnected from the channel tcfchan#2.
08:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:32:13 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
08:32:13 INFO  : 'jtag frequency' command is executed.
08:32:13 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:32:14 INFO  : Context for 'APU' is selected.
08:32:14 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:32:14 INFO  : 'configparams force-mem-access 1' command is executed.
08:32:14 INFO  : Context for 'APU' is selected.
08:32:14 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
08:32:15 INFO  : 'psu_init' command is executed.
08:32:16 INFO  : 'after 1000' command is executed.
08:32:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:32:17 INFO  : 'after 1000' command is executed.
08:32:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:32:17 INFO  : 'catch {psu_protection}' command is executed.
08:32:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:32:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:32:18 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
08:32:18 INFO  : 'configparams force-mem-access 0' command is executed.
08:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

08:32:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:32:18 INFO  : 'con' command is executed.
08:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

08:32:18 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
08:32:27 INFO  : Disconnected from the channel tcfchan#3.
08:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:32:35 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
08:32:35 INFO  : 'jtag frequency' command is executed.
08:32:35 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:32:35 INFO  : Context for 'APU' is selected.
08:32:35 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:32:35 INFO  : 'configparams force-mem-access 1' command is executed.
08:32:35 INFO  : Context for 'APU' is selected.
08:32:35 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
08:32:36 INFO  : 'psu_init' command is executed.
08:32:37 INFO  : 'after 1000' command is executed.
08:32:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:32:38 INFO  : 'after 1000' command is executed.
08:32:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:32:38 INFO  : 'catch {psu_protection}' command is executed.
08:32:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:32:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:32:39 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
08:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
08:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

08:32:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:32:39 INFO  : 'con' command is executed.
08:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

08:32:39 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
08:34:26 INFO  : Disconnected from the channel tcfchan#4.
08:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:34:35 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
08:34:35 INFO  : 'jtag frequency' command is executed.
08:34:35 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
08:34:35 INFO  : Context for 'APU' is selected.
08:34:35 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
08:34:35 INFO  : Context for 'APU' is selected.
08:34:35 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
08:34:36 INFO  : 'psu_init' command is executed.
08:34:37 INFO  : 'after 1000' command is executed.
08:34:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:34:38 INFO  : 'after 1000' command is executed.
08:34:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:34:38 INFO  : 'catch {psu_protection}' command is executed.
08:34:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:34:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:34:39 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
08:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
08:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

08:34:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:34:39 INFO  : 'con' command is executed.
08:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

08:34:39 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
08:36:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
08:36:19 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:48:42 INFO  : Registering command handlers for SDK TCF services
10:48:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\temp_xsdb_launch_script.tcl
10:48:46 INFO  : XSCT server has started successfully.
10:48:49 INFO  : Successfully done setting XSCT server connection channel  
10:48:49 INFO  : Processing command line option -hwspec D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf.
10:48:49 INFO  : Successfully done setting SDK workspace  
10:48:49 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
08:15:13 INFO  : Registering command handlers for SDK TCF services
08:15:14 INFO  : Launching XSCT server: xsct.bat -interactive D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\temp_xsdb_launch_script.tcl
08:15:17 INFO  : XSCT server has started successfully.
08:15:17 INFO  : Successfully done setting XSCT server connection channel  
08:15:20 INFO  : Successfully done setting SDK workspace  
08:15:20 INFO  : Processing command line option -hwspec D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf.
08:15:20 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
09:44:40 INFO  : Registering command handlers for SDK TCF services
09:44:41 INFO  : Launching XSCT server: xsct.bat -interactive D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\temp_xsdb_launch_script.tcl
09:44:44 INFO  : XSCT server has started successfully.
09:44:45 INFO  : Successfully done setting XSCT server connection channel  
09:44:47 INFO  : Successfully done setting SDK workspace  
09:44:47 INFO  : Processing command line option -hwspec D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf.
09:44:47 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
11:28:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1562728700748,  Project:1561595181784
11:28:20 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:18:27 INFO  : Project system_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
14:19:24 INFO  : Registering command handlers for SDK TCF services
14:19:24 INFO  : Launching XSCT server: xsct.bat -interactive D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\temp_xsdb_launch_script.tcl
14:19:27 INFO  : XSCT server has started successfully.
14:19:30 INFO  : Successfully done setting XSCT server connection channel  
14:19:30 INFO  : Processing command line option -hwspec D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf.
14:19:30 INFO  : Successfully done setting SDK workspace  
14:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
14:39:19 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:49 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
14:39:49 INFO  : 'jtag frequency' command is executed.
14:39:49 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:39:49 INFO  : Context for 'APU' is selected.
14:39:49 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:49 INFO  : Context for 'APU' is selected.
14:39:49 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
14:39:51 INFO  : 'psu_init' command is executed.
14:39:52 INFO  : 'after 1000' command is executed.
14:39:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:39:53 INFO  : 'after 1000' command is executed.
14:39:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:39:53 INFO  : 'catch {psu_protection}' command is executed.
14:39:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:39:54 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
14:39:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:54 INFO  : 'con' command is executed.
14:39:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

14:39:54 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
14:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
14:40:26 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:40:32 INFO  : Disconnected from the channel tcfchan#1.
14:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:41 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
14:40:41 INFO  : 'jtag frequency' command is executed.
14:40:41 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:40:41 INFO  : Context for 'APU' is selected.
14:40:41 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:40:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:41 INFO  : Context for 'APU' is selected.
14:40:41 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
14:40:42 INFO  : 'psu_init' command is executed.
14:40:43 INFO  : 'after 1000' command is executed.
14:40:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:40:44 INFO  : 'after 1000' command is executed.
14:40:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:40:44 INFO  : 'catch {psu_protection}' command is executed.
14:40:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:45 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:45 INFO  : 'con' command is executed.
14:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

14:40:45 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
15:02:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1562742053892,  Project:1562729493404
15:02:46 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:02:55 INFO  : Copied contents of D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
15:03:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:03:13 INFO  : Clearing existing target manager status.
15:03:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:03:13 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:03:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
15:03:33 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
15:03:41 INFO  : Disconnected from the channel tcfchan#2.
15:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:49 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
15:03:49 INFO  : 'jtag frequency' command is executed.
15:03:49 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:03:49 INFO  : Context for 'APU' is selected.
15:03:50 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:03:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:50 INFO  : Context for 'APU' is selected.
15:03:50 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
15:03:51 INFO  : 'psu_init' command is executed.
15:03:52 INFO  : 'after 1000' command is executed.
15:03:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:03:53 INFO  : 'after 1000' command is executed.
15:03:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:03:53 INFO  : 'catch {psu_protection}' command is executed.
15:03:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:03:54 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:03:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:54 INFO  : 'con' command is executed.
15:03:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

15:03:54 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
15:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
15:04:21 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
15:04:25 INFO  : Disconnected from the channel tcfchan#3.
15:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:26 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
15:04:26 INFO  : 'jtag frequency' command is executed.
15:04:26 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:04:26 INFO  : Context for 'APU' is selected.
15:04:26 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:04:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:26 INFO  : Context for 'APU' is selected.
15:04:26 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
15:04:28 INFO  : 'psu_init' command is executed.
15:04:29 INFO  : 'after 1000' command is executed.
15:04:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:04:30 INFO  : 'after 1000' command is executed.
15:04:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:04:30 INFO  : 'catch {psu_protection}' command is executed.
15:04:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:04:30 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:31 INFO  : 'con' command is executed.
15:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

15:04:31 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
15:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
15:04:54 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
15:05:02 INFO  : Disconnected from the channel tcfchan#4.
15:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:03 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
15:05:03 INFO  : 'jtag frequency' command is executed.
15:05:03 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:05:03 INFO  : Context for 'APU' is selected.
15:05:03 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:05:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:03 INFO  : Context for 'APU' is selected.
15:05:03 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
15:05:05 INFO  : 'psu_init' command is executed.
15:05:06 INFO  : 'after 1000' command is executed.
15:05:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:05:07 INFO  : 'after 1000' command is executed.
15:05:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:05:07 INFO  : 'catch {psu_protection}' command is executed.
15:05:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:05:07 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:07 INFO  : 'con' command is executed.
15:05:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

15:05:07 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
15:05:32 INFO  : Disconnected from the channel tcfchan#5.
15:06:24 INFO  : Registering command handlers for SDK TCF services
15:06:25 INFO  : Launching XSCT server: xsct.bat -interactive D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\temp_xsdb_launch_script.tcl
15:06:28 INFO  : XSCT server has started successfully.
15:06:31 INFO  : Successfully done setting XSCT server connection channel  
15:06:31 INFO  : Processing command line option -hwspec D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf.
15:06:31 INFO  : Successfully done setting SDK workspace  
15:06:31 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
15:07:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
15:07:15 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
15:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:25 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
15:07:25 INFO  : 'jtag frequency' command is executed.
15:07:25 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:07:25 INFO  : Context for 'APU' is selected.
15:07:25 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:25 INFO  : Context for 'APU' is selected.
15:07:25 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
15:07:26 INFO  : 'psu_init' command is executed.
15:07:27 INFO  : 'after 1000' command is executed.
15:07:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:07:28 INFO  : 'after 1000' command is executed.
15:07:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:07:28 INFO  : 'catch {psu_protection}' command is executed.
15:07:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:29 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:29 INFO  : 'con' command is executed.
15:07:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

15:07:29 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
15:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
15:07:53 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
15:07:59 INFO  : Disconnected from the channel tcfchan#1.
15:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:08 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
15:08:08 INFO  : 'jtag frequency' command is executed.
15:08:08 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:08:08 INFO  : Context for 'APU' is selected.
15:08:08 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:08:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:08 INFO  : Context for 'APU' is selected.
15:08:08 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
15:08:09 INFO  : 'psu_init' command is executed.
15:08:10 INFO  : 'after 1000' command is executed.
15:08:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:08:11 INFO  : 'after 1000' command is executed.
15:08:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:08:11 INFO  : 'catch {psu_protection}' command is executed.
15:08:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:12 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:12 INFO  : 'con' command is executed.
15:08:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

15:08:12 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
15:26:03 INFO  : Disconnected from the channel tcfchan#2.
15:26:53 INFO  : Registering command handlers for SDK TCF services
15:26:54 INFO  : Launching XSCT server: xsct.bat -interactive D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\temp_xsdb_launch_script.tcl
15:26:57 INFO  : XSCT server has started successfully.
15:26:59 INFO  : Successfully done setting XSCT server connection channel  
15:26:59 INFO  : Processing command line option -hwspec D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf.
15:26:59 INFO  : Successfully done setting SDK workspace  
15:26:59 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
15:27:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1562743538205,  Project:1562742053892
15:27:16 INFO  : The hardware specification for project 'system_wrapper_hw_platform_1' is different from D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf.
15:27:16 INFO  : Copied contents of D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
15:27:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:27:31 INFO  : Clearing existing target manager status.
15:27:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:27:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
15:28:04 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
15:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:15 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
15:28:15 INFO  : 'jtag frequency' command is executed.
15:28:15 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:28:15 INFO  : Context for 'APU' is selected.
15:28:15 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:15 INFO  : Context for 'APU' is selected.
15:28:16 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
15:28:17 INFO  : 'psu_init' command is executed.
15:28:18 INFO  : 'after 1000' command is executed.
15:28:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:28:19 INFO  : 'after 1000' command is executed.
15:28:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:28:19 INFO  : 'catch {psu_protection}' command is executed.
15:28:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:20 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:20 INFO  : 'con' command is executed.
15:28:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

15:28:20 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
15:28:33 INFO  : Disconnected from the channel tcfchan#1.
15:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:42 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
15:28:42 INFO  : 'jtag frequency' command is executed.
15:28:42 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:28:42 INFO  : Context for 'APU' is selected.
15:28:42 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:28:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:42 INFO  : Context for 'APU' is selected.
15:28:42 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
15:28:43 INFO  : 'psu_init' command is executed.
15:28:44 INFO  : 'after 1000' command is executed.
15:28:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:28:45 INFO  : 'after 1000' command is executed.
15:28:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:28:45 INFO  : 'catch {psu_protection}' command is executed.
15:28:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:46 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:46 INFO  : 'con' command is executed.
15:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

15:28:46 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
15:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
15:29:14 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
15:29:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268" && level==0} -index 0' command is executed.
15:29:47 INFO  : FPGA configured successfully with bitstream "D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
15:29:51 INFO  : Disconnected from the channel tcfchan#2.
15:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:52 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93268' is selected.
15:29:52 INFO  : 'jtag frequency' command is executed.
15:29:52 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:29:52 INFO  : Context for 'APU' is selected.
15:29:52 INFO  : Hardware design information is loaded from 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:52 INFO  : Context for 'APU' is selected.
15:29:52 INFO  : Sourcing of 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
15:29:54 INFO  : 'psu_init' command is executed.
15:29:55 INFO  : 'after 1000' command is executed.
15:29:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:29:56 INFO  : 'after 1000' command is executed.
15:29:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:29:56 INFO  : 'catch {psu_protection}' command is executed.
15:29:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:29:56 INFO  : The application 'D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf' is downloaded to processor 'psu_cortexa53_0'.
15:29:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.1/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
loadhw -hw D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
source D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
rst -processor
dow D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/ZCU106_CustomIP_APP/Debug/ZCU106_CustomIP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:56 INFO  : 'con' command is executed.
15:29:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93268"} -index 1
con
----------------End of Script----------------

15:29:56 INFO  : Launch script is exported to file 'D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zcu106_customip_app.elf_on_local.tcl'
16:07:15 INFO  : Registering command handlers for SDK TCF services
16:07:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\temp_xsdb_launch_script.tcl
16:07:19 INFO  : XSCT server has started successfully.
16:07:20 INFO  : Successfully done setting XSCT server connection channel  
16:07:20 INFO  : Processing command line option -hwspec D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf.
16:07:20 INFO  : Successfully done setting SDK workspace  
16:07:21 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
17:01:11 INFO  : Registering command handlers for SDK TCF services
17:01:11 INFO  : Launching XSCT server: xsct.bat -interactive D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\temp_xsdb_launch_script.tcl
10:59:17 INFO  : Registering command handlers for SDK TCF services
10:59:18 INFO  : Launching XSCT server: xsct.bat -interactive D:\Projects\FPGA_Zynq\Development\ZCU106_CustomIP\ZCU106_CustomIP.sdk\temp_xsdb_launch_script.tcl
10:59:21 INFO  : XSCT server has started successfully.
10:59:21 INFO  : Successfully done setting XSCT server connection channel  
10:59:33 INFO  : Successfully done setting SDK workspace  
10:59:33 INFO  : Processing command line option -hwspec D:/Projects/FPGA_Zynq/Development/ZCU106_CustomIP/ZCU106_CustomIP.sdk/system_wrapper.hdf.
10:59:33 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
