{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1650376231863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1650376231869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 21:50:31 2022 " "Processing started: Tue Apr 19 21:50:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1650376231869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1650376231869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_digital_alarm -c VGA_digital_alarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_digital_alarm -c VGA_digital_alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1650376231869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1650376232126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "char_data CHAR_DATA VGA_digital_alarm.v(33) " "Verilog HDL Declaration information at VGA_digital_alarm.v(33): object \"char_data\" differs only in case from object \"CHAR_DATA\" in the same scope" {  } { { "../rtl/VGA_digital_alarm.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1650376239516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/vga_digital_alarm/rtl/vga_digital_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/vga_digital_alarm/rtl/vga_digital_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_digital_alarm " "Found entity 1: VGA_digital_alarm" {  } { { "../rtl/VGA_digital_alarm.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376239517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376239517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/vga_digital_alarm/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/vga_digital_alarm/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CTRL " "Found entity 1: VGA_CTRL" {  } { { "../rtl/VGA_CTRL.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376239518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376239518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/vga_digital_alarm/rtl/time_set.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/vga_digital_alarm/rtl/time_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_set " "Found entity 1: time_set" {  } { { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/time_set.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376239520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376239520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/vga_digital_alarm/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/vga_digital_alarm/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/key_filter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376239521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376239521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/vga_digital_alarm/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/vga_digital_alarm/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/hc595_ctrl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376239522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376239522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/vga_digital_alarm/rtl/data_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/vga_digital_alarm/rtl/data_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_trans " "Found entity 1: data_trans" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/data_trans.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376239523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376239523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/vga_digital_alarm/rtl/clk_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/vga_digital_alarm/rtl/clk_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_data_gen " "Found entity 1: clk_data_gen" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376239525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376239525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/vga_digital_alarm/rtl/pix_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/vga_digital_alarm/rtl/pix_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIX_DATA " "Found entity 1: PIX_DATA" {  } { { "../rtl/PIX_DATA.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/PIX_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376239526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376239526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/vga_digital_alarm/rtl/char_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/vga_digital_alarm/rtl/char_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHAR_DATA " "Found entity 1: CHAR_DATA" {  } { { "../rtl/CHAR_DATA.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/CHAR_DATA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376239531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376239531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/ip_core/clk_gen/clk_gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376239533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376239533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_digital_alarm " "Elaborating entity \"VGA_digital_alarm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1650376239702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/VGA_digital_alarm.v" "clk_gen_inst" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "altpll_component" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/ip_core/clk_gen/clk_gen.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/ip_core/clk_gen/clk_gen.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650376239769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 120 " "Parameter \"clk0_divide_by\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 259 " "Parameter \"clk0_multiply_by\" = \"259\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 260 " "Parameter \"clk1_divide_by\" = \"260\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 259 " "Parameter \"clk1_multiply_by\" = \"259\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239773 ""}  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/ip_core/clk_gen/clk_gen.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1650376239773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/db/clk_gen_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376239814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376239814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_ctrl_flag_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_ctrl_flag_inst\"" {  } { { "../rtl/VGA_digital_alarm.v" "key_ctrl_flag_inst" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_set time_set:TIME_SET_INST " "Elaborating entity \"time_set\" for hierarchy \"time_set:TIME_SET_INST\"" {  } { { "../rtl/VGA_digital_alarm.v" "TIME_SET_INST" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239835 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "time_set.v(60) " "Verilog HDL Case Statement information at time_set.v(60): all case item expressions in this case statement are onehot" {  } { { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/time_set.v" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1650376239836 "|VGA_digital_alarm|time_set:TIME_SET_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_data_gen clk_data_gen:CLK_DATA_GEN_INST " "Elaborating entity \"clk_data_gen\" for hierarchy \"clk_data_gen:CLK_DATA_GEN_INST\"" {  } { { "../rtl/VGA_digital_alarm.v" "CLK_DATA_GEN_INST" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clk_data_gen.v(136) " "Verilog HDL assignment warning at clk_data_gen.v(136): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650376239850 "|VGA_digital_alarm|clk_data_gen:CLK_DATA_GEN_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clk_data_gen.v(149) " "Verilog HDL assignment warning at clk_data_gen.v(149): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650376239850 "|VGA_digital_alarm|clk_data_gen:CLK_DATA_GEN_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 clk_data_gen.v(160) " "Verilog HDL assignment warning at clk_data_gen.v(160): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650376239851 "|VGA_digital_alarm|clk_data_gen:CLK_DATA_GEN_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clk_data_gen.v(162) " "Verilog HDL assignment warning at clk_data_gen.v(162): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650376239851 "|VGA_digital_alarm|clk_data_gen:CLK_DATA_GEN_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 clk_data_gen.v(164) " "Verilog HDL assignment warning at clk_data_gen.v(164): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650376239851 "|VGA_digital_alarm|clk_data_gen:CLK_DATA_GEN_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clk_data_gen.v(171) " "Verilog HDL assignment warning at clk_data_gen.v(171): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650376239851 "|VGA_digital_alarm|clk_data_gen:CLK_DATA_GEN_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_trans data_trans:DATA_TRANS_INST " "Elaborating entity \"data_trans\" for hierarchy \"data_trans:DATA_TRANS_INST\"" {  } { { "../rtl/VGA_digital_alarm.v" "DATA_TRANS_INST" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIX_DATA PIX_DATA:PIX_DATA_INST " "Elaborating entity \"PIX_DATA\" for hierarchy \"PIX_DATA:PIX_DATA_INST\"" {  } { { "../rtl/VGA_digital_alarm.v" "PIX_DATA_INST" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CTRL VGA_CTRL:VGA_CTRL " "Elaborating entity \"VGA_CTRL\" for hierarchy \"VGA_CTRL:VGA_CTRL\"" {  } { { "../rtl/VGA_digital_alarm.v" "VGA_CTRL" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHAR_DATA CHAR_DATA:CHAR_DATA " "Elaborating entity \"CHAR_DATA\" for hierarchy \"CHAR_DATA:CHAR_DATA\"" {  } { { "../rtl/VGA_digital_alarm.v" "CHAR_DATA" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376239908 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "clk_data_gen:CLK_DATA_GEN_INST\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"clk_data_gen:CLK_DATA_GEN_INST\|Mult1\"" {  } { { "../rtl/clk_data_gen.v" "Mult1" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650376251282 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "clk_data_gen:CLK_DATA_GEN_INST\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"clk_data_gen:CLK_DATA_GEN_INST\|Mult0\"" {  } { { "../rtl/clk_data_gen.v" "Mult0" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650376251282 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1650376251282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\"" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650376251325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1 " "Instantiated megafunction \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251326 ""}  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1650376251326 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\|multcore:mult_core clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251360 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251376 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376251436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376251436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\|altshift:external_latency_ffs clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\"" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650376251486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0 " "Instantiated megafunction \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251487 ""}  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1650376251487 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\|multcore:mult_core clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251501 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650376251564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650376251564 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\|altshift:external_latency_ffs clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"clk_data_gen:CLK_DATA_GEN_INST\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 171 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650376251585 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/CHAR_DATA.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/CHAR_DATA.v" 150 -1 0 } } { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/time_set.v" 20 -1 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v" 26 -1 0 } } { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/time_set.v" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1650376252150 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1650376252150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1650376257504 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1650376270538 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/output_files/VGA_digital_alarm.map.smsg " "Generated suppressed messages file G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/output_files/VGA_digital_alarm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1650376270843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1650376271097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650376271097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4271 " "Implemented 4271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1650376271658 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1650376271658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4248 " "Implemented 4248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1650376271658 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1650376271658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1650376271658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5018 " "Peak virtual memory: 5018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1650376271709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 21:51:11 2022 " "Processing ended: Tue Apr 19 21:51:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1650376271709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1650376271709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1650376271709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1650376271709 ""}
