#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 16 00:28:51 2024
# Process ID: 18172
# Current directory: C:/Users/A/Desktop/EDA234/THERMO/THERMO.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/A/Desktop/EDA234/THERMO/THERMO.runs/synth_1/top.vds
# Journal file: C:/Users/A/Desktop/EDA234/THERMO/THERMO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 951.105 ; gain = 239.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/A/Desktop/EDA234/top.vhdl:32]
INFO: [Synth 8-3491] module 'printf' declared at 'C:/Users/A/Desktop/EDA234/THERMO/THERMO.runs/synth_1/.Xil/Vivado-18172-GotohHitori/realtime/printf_stub.v:6' bound to instance 'printRX' of component 'printf' [C:/Users/A/Desktop/EDA234/top.vhdl:115]
INFO: [Synth 8-6157] synthesizing module 'printf' [C:/Users/A/Desktop/EDA234/THERMO/THERMO.runs/synth_1/.Xil/Vivado-18172-GotohHitori/realtime/printf_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'printf' (1#1) [C:/Users/A/Desktop/EDA234/THERMO/THERMO.runs/synth_1/.Xil/Vivado-18172-GotohHitori/realtime/printf_stub.v:6]
INFO: [Synth 8-3491] module 'temp_top' declared at 'C:/Users/A/Desktop/EDA234/Temp_ADT7420/temp_top.vhd:10' bound to instance 'temp_top_inst' of component 'temp_top' [C:/Users/A/Desktop/EDA234/top.vhdl:122]
INFO: [Synth 8-638] synthesizing module 'temp_top' [C:/Users/A/Desktop/EDA234/Temp_ADT7420/temp_top.vhd:21]
INFO: [Synth 8-3491] module 'clk_200KHz' declared at 'C:/Users/A/Desktop/EDA234/Temp_ADT7420/clk_200KHz.vhd:10' bound to instance 'clk_200KHz_inst' of component 'clk_200KHz' [C:/Users/A/Desktop/EDA234/Temp_ADT7420/temp_top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'clk_200KHz' [C:/Users/A/Desktop/EDA234/Temp_ADT7420/clk_200KHz.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'clk_200KHz' (2#1) [C:/Users/A/Desktop/EDA234/Temp_ADT7420/clk_200KHz.vhd:17]
INFO: [Synth 8-3491] module 'i2c_ctrl' declared at 'C:/Users/A/Desktop/EDA234/Temp_ADT7420/i2c_ctrl.vhd:10' bound to instance 'i2c_master_inst' of component 'i2c_ctrl' [C:/Users/A/Desktop/EDA234/Temp_ADT7420/temp_top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'i2c_ctrl' [C:/Users/A/Desktop/EDA234/Temp_ADT7420/i2c_ctrl.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'i2c_ctrl' (3#1) [C:/Users/A/Desktop/EDA234/Temp_ADT7420/i2c_ctrl.vhd:21]
INFO: [Synth 8-3491] module 'seg7' declared at 'C:/Users/A/Desktop/EDA234/Temp_ADT7420/seg7.vhd:10' bound to instance 'seg7_inst' of component 'seg7' [C:/Users/A/Desktop/EDA234/Temp_ADT7420/temp_top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'seg7' [C:/Users/A/Desktop/EDA234/Temp_ADT7420/seg7.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/A/Desktop/EDA234/Temp_ADT7420/seg7.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'seg7' (4#1) [C:/Users/A/Desktop/EDA234/Temp_ADT7420/seg7.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'temp_top' (5#1) [C:/Users/A/Desktop/EDA234/Temp_ADT7420/temp_top.vhd:21]
INFO: [Synth 8-3491] module 'lcd_controller' declared at 'C:/Users/A/Desktop/EDA234/LCD/LCD_ctrl.vhdl:5' bound to instance 'lcd_controller_inst' of component 'lcd_controller' [C:/Users/A/Desktop/EDA234/top.vhdl:133]
INFO: [Synth 8-638] synthesizing module 'lcd_controller' [C:/Users/A/Desktop/EDA234/LCD/LCD_ctrl.vhdl:16]
	Parameter LCD_DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lcd_controller' (6#1) [C:/Users/A/Desktop/EDA234/LCD/LCD_ctrl.vhdl:16]
INFO: [Synth 8-3491] module 'keyboard' declared at 'C:/Users/A/Desktop/EDA234/Keyboard/keyboard.vhdl:7' bound to instance 'keyboard_inst' of component 'keyboard' [C:/Users/A/Desktop/EDA234/top.vhdl:145]
INFO: [Synth 8-638] synthesizing module 'keyboard' [C:/Users/A/Desktop/EDA234/Keyboard/keyboard.vhdl:21]
WARNING: [Synth 8-614] signal 'flag_key_int' is read in the process but is not in the sensitivity list [C:/Users/A/Desktop/EDA234/Keyboard/keyboard.vhdl:286]
INFO: [Synth 8-226] default block is never used [C:/Users/A/Desktop/EDA234/Keyboard/keyboard.vhdl:310]
INFO: [Synth 8-226] default block is never used [C:/Users/A/Desktop/EDA234/Keyboard/keyboard.vhdl:346]
INFO: [Synth 8-226] default block is never used [C:/Users/A/Desktop/EDA234/Keyboard/keyboard.vhdl:370]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (7#1) [C:/Users/A/Desktop/EDA234/Keyboard/keyboard.vhdl:21]
INFO: [Synth 8-3491] module 'uart_top' declared at 'C:/Users/A/Desktop/EDA234/UART/uart_top.vhdl:4' bound to instance 'uart_top_inst' of component 'uart_top' [C:/Users/A/Desktop/EDA234/top.vhdl:159]
INFO: [Synth 8-638] synthesizing module 'uart_top' [C:/Users/A/Desktop/EDA234/UART/uart_top.vhdl:14]
INFO: [Synth 8-3491] module 'uart_rx' declared at 'C:/Users/A/Desktop/EDA234/UART/uart_rx.vhdl:6' bound to instance 'uart_rx_inst' of component 'uart_rx' [C:/Users/A/Desktop/EDA234/UART/uart_top.vhdl:69]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/A/Desktop/EDA234/UART/uart_rx.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (8#1) [C:/Users/A/Desktop/EDA234/UART/uart_rx.vhdl:16]
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'uart_fifo' declared at 'C:/Users/A/Desktop/EDA234/UART/fifo.vhdl:5' bound to instance 'fifo_inst' of component 'uart_fifo' [C:/Users/A/Desktop/EDA234/UART/uart_top.vhdl:77]
INFO: [Synth 8-638] synthesizing module 'uart_fifo' [C:/Users/A/Desktop/EDA234/UART/fifo.vhdl:26]
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_fifo' (9#1) [C:/Users/A/Desktop/EDA234/UART/fifo.vhdl:26]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/Users/A/Desktop/EDA234/UART/uart_tx.vhdl:5' bound to instance 'uart_tx_inst' of component 'uart_tx' [C:/Users/A/Desktop/EDA234/UART/uart_top.vhdl:137]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/A/Desktop/EDA234/UART/uart_tx.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (10#1) [C:/Users/A/Desktop/EDA234/UART/uart_tx.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (11#1) [C:/Users/A/Desktop/EDA234/UART/uart_top.vhdl:14]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_top_inst'. This will prevent further optimization [C:/Users/A/Desktop/EDA234/top.vhdl:159]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'printRX'. This will prevent further optimization [C:/Users/A/Desktop/EDA234/top.vhdl:115]
INFO: [Synth 8-256] done synthesizing module 'top' (12#1) [C:/Users/A/Desktop/EDA234/top.vhdl:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1023.352 ; gain = 311.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1023.352 ; gain = 311.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1023.352 ; gain = 311.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1023.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/A/Desktop/EDA234/THERMO/THERMO.srcs/sources_1/ip/printf/printf/vio_0_in_context.xdc] for cell 'printRX'
Finished Parsing XDC File [c:/Users/A/Desktop/EDA234/THERMO/THERMO.srcs/sources_1/ip/printf/printf/vio_0_in_context.xdc] for cell 'printRX'
Parsing XDC File [C:/Users/A/Desktop/EDA234/CONSTRAINS.xdc]
WARNING: [Vivado 12-584] No ports matched 'pb'. [C:/Users/A/Desktop/EDA234/CONSTRAINS.xdc:79]
Finished Parsing XDC File [C:/Users/A/Desktop/EDA234/CONSTRAINS.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/A/Desktop/EDA234/CONSTRAINS.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/A/Desktop/EDA234/CONSTRAINS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/A/Desktop/EDA234/THERMO/THERMO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/A/Desktop/EDA234/THERMO/THERMO.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1131.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1131.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1131.551 ; gain = 419.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1131.551 ; gain = 419.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for printRX. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1131.551 ; gain = 419.539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'i2c_ctrl'
INFO: [Synth 8-5546] ROM "tLSB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tMSB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "state_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lcd_controller'
INFO: [Synth 8-4471] merging register 'flag_key_int_reg' into 'flag_row_col_prev_reg' [C:/Users/A/Desktop/EDA234/Keyboard/keyboard.vhdl:289]
INFO: [Synth 8-5587] ROM size for "key_num_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'press_count_reg' in module 'keyboard'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'uart_rx'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/A/Desktop/EDA234/UART/fifo.vhdl:68]
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                power_up |                            10100 |                            00000
                   start |                            00011 |                            00001
              send_addr6 |                            01100 |                            00010
              send_addr5 |                            01001 |                            00011
              send_addr4 |                            01010 |                            00100
              send_addr3 |                            11100 |                            00101
              send_addr2 |                            11010 |                            00110
              send_addr1 |                            10111 |                            00111
              send_addr0 |                            11000 |                            01000
                 send_rw |                            11011 |                            01001
                 rec_ack |                            10110 |                            01010
                rec_msb7 |                            10011 |                            01011
                rec_msb6 |                            00101 |                            01100
                rec_msb5 |                            00100 |                            01101
                rec_msb4 |                            00000 |                            01110
                rec_msb3 |                            00001 |                            01111
                rec_msb2 |                            01110 |                            10000
                rec_msb1 |                            01011 |                            10001
                rec_msb0 |                            01000 |                            10010
                send_ack |                            00110 |                            10011
                rec_lsb7 |                            00111 |                            10100
                rec_lsb6 |                            11001 |                            10101
                rec_lsb5 |                            10010 |                            10110
                rec_lsb4 |                            10000 |                            10111
                rec_lsb3 |                            10001 |                            11000
                rec_lsb2 |                            10101 |                            11001
                rec_lsb1 |                            01111 |                            11010
                rec_lsb0 |                            01101 |                            11011
                    nack |                            00010 |                            11100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'i2c_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'press_count_reg' using encoding 'one-hot' in module 'keyboard'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
               data_bits |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
               data_bits |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               read_data |                              001 |                              001
               wait_data |                              010 |                              010
                start_tx |                              011 |                              011
                 wait_tx |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1131.551 ; gain = 419.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   4 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  29 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  29 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   7 Input      6 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module clk_200KHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module i2c_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  29 Input     12 Bit        Muxes := 1     
	  29 Input      8 Bit        Muxes := 4     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 4     
Module seg7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 1     
Module lcd_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input     31 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module uart_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module uart_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "keyboard_inst/key_num_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[7]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[8]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[9]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[10]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[11]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[12]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[13]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[14]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[15]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[16]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[17]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/clk_div_reg[18]' (FDC) to 'keyboard_inst/clk_div_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyboard_inst/clk_div_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd_controller_inst/lcd_rw_reg )
INFO: [Synth 8-3886] merging instance 'keyboard_inst/AN_reg[0]' (FDP) to 'keyboard_inst/AN_reg[5]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/AN_reg[2]' (FDP) to 'keyboard_inst/AN_reg[5]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/AN_reg[3]' (FDP) to 'keyboard_inst/AN_reg[5]'
INFO: [Synth 8-3886] merging instance 'keyboard_inst/AN_reg[4]' (FDP) to 'keyboard_inst/AN_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\keyboard_inst/AN_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1131.551 ; gain = 419.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|uart_top_inst | fifo_inst/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1131.551 ; gain = 419.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1143.254 ; gain = 431.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|uart_top_inst | fifo_inst/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'uart_top_inst/fifo_inst/rd_ptr_reg_rep[0]' (FDRE) to 'uart_top_inst/fifo_inst/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_top_inst/fifo_inst/rd_ptr_reg_rep[1]' (FDRE) to 'uart_top_inst/fifo_inst/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart_top_inst/fifo_inst/rd_ptr_reg_rep[2]' (FDRE) to 'uart_top_inst/fifo_inst/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_top_inst/fifo_inst/rd_ptr_reg_rep[3]' (FDRE) to 'uart_top_inst/fifo_inst/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart_top_inst/fifo_inst/rd_ptr_reg_rep[4]' (FDRE) to 'uart_top_inst/fifo_inst/rd_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart_top_inst/fifo_inst/rd_ptr_reg_rep[5]' (FDRE) to 'uart_top_inst/fifo_inst/rd_ptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart_top_inst/fifo_inst/rd_ptr_reg_rep[6]' (FDRE) to 'uart_top_inst/fifo_inst/rd_ptr_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart_top_inst/fifo_inst/rd_ptr_reg_rep[7]' (FDRE) to 'uart_top_inst/fifo_inst/rd_ptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'uart_top_inst/fifo_inst/rd_ptr_reg_rep[8]' (FDRE) to 'uart_top_inst/fifo_inst/rd_ptr_reg[8]'
INFO: [Synth 8-3886] merging instance 'uart_top_inst/fifo_inst/rd_ptr_reg_rep[9]' (FDRE) to 'uart_top_inst/fifo_inst/rd_ptr_reg[9]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1152.332 ; gain = 440.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.117 ; gain = 447.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.117 ; gain = 447.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.117 ; gain = 447.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.117 ; gain = 447.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.117 ; gain = 447.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.117 ; gain = 447.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |printf        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |printf     |     1|
|2     |BUFG       |     3|
|3     |CARRY4     |    90|
|4     |LUT1       |    66|
|5     |LUT2       |   235|
|6     |LUT3       |    40|
|7     |LUT4       |    60|
|8     |LUT5       |    96|
|9     |LUT6       |   156|
|10    |MUXF7      |     1|
|11    |RAMB18E1_1 |     1|
|12    |FDCE       |    73|
|13    |FDPE       |    17|
|14    |FDRE       |   284|
|15    |FDSE       |     6|
|16    |IBUF       |     7|
|17    |IOBUF      |     1|
|18    |OBUF       |    37|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  1173|
|2     |  uart_top_inst       |uart_top       |   231|
|3     |    fifo_inst         |uart_fifo      |    78|
|4     |    uart_rx_inst      |uart_rx        |    93|
|5     |    uart_tx_inst      |uart_tx        |    51|
|6     |  keyboard_inst       |keyboard       |   213|
|7     |  lcd_controller_inst |lcd_controller |   390|
|8     |  temp_top_inst       |temp_top       |   231|
|9     |    clk_200KHz_inst   |clk_200KHz     |    22|
|10    |    i2c_master_inst   |i2c_ctrl       |   161|
|11    |    seg7_inst         |seg7           |    48|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.117 ; gain = 447.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1159.117 ; gain = 338.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1159.117 ; gain = 447.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1171.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1171.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1171.168 ; gain = 747.270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.168 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/A/Desktop/EDA234/THERMO/THERMO.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 00:29:18 2024...
