---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/structs/llvm/x86operand/memop
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - struct
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `MemOp` Struct Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>struct llvm::X86Operand::MemOp</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Target/X86/AsmParser/X86Operand.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h"
  isLocal="true" />
</IncludesList>

## Public Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a76550fdc7402332a4d813f2027054088">BaseReg</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a7c6a1b45f2e7fd1ebc98fdf360ee3faf">DefaultBaseReg</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a> &#42;</>}
  name={<><a href="#ab4167a02d873218b99ddf3c665bb0bed">Disp</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a30e3f35155157e225ed272befb8c040c">FrontendSize</a></>}>
If the memory operand is unsized and there are multiple instruction matches, prefer the one with this size. <a href="#a30e3f35155157e225ed272befb8c040c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a72b607a2ace9ec139c26372b2c20e039">IndexReg</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2f34d1aed7af569d88781ee7d9d246e2">MaybeDirectBranchDest</a></>}>
If false, then this operand must be a memory operand for an indirect branch instruction. <a href="#a2f34d1aed7af569d88781ee7d9d246e2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a42439c37d06147efd13c9b17ebdedf3b">ModeSize</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ae84374e231ef5add1125d2b3489f98eb">Scale</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a7bb0f01b6b2f3b2c07651115b8424e64">SegReg</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ae151edb6f2bfa80b326163db4b9cdd4e">Size</a></>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 62 of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a>.

<SectionDefinition>

## Public Member Attributes

### BaseReg {#a76550fdc7402332a4d813f2027054088}

<MemberDefinition
  prototype="MCRegister llvm::X86Operand::MemOp::BaseReg">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h/#l00065">65</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a>.
</MemberDefinition>

### DefaultBaseReg {#a7c6a1b45f2e7fd1ebc98fdf360ee3faf}

<MemberDefinition
  prototype="MCRegister llvm::X86Operand::MemOp::DefaultBaseReg">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h/#l00066">66</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a>.
</MemberDefinition>

### Disp {#ab4167a02d873218b99ddf3c665bb0bed}

<MemberDefinition
  prototype={<>const MCExpr&#42; llvm::X86Operand::MemOp::Disp</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h/#l00064">64</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a>.
</MemberDefinition>

### FrontendSize {#a30e3f35155157e225ed272befb8c040c}

<MemberDefinition
  prototype="unsigned llvm::X86Operand::MemOp::FrontendSize">
If the memory operand is unsized and there are multiple instruction matches, prefer the one with this size.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h/#l00074">74</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a>.
</MemberDefinition>

### IndexReg {#a72b607a2ace9ec139c26372b2c20e039}

<MemberDefinition
  prototype="MCRegister llvm::X86Operand::MemOp::IndexReg">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h/#l00067">67</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a>.
</MemberDefinition>

### MaybeDirectBranchDest {#a2f34d1aed7af569d88781ee7d9d246e2}

<MemberDefinition
  prototype="bool llvm::X86Operand::MemOp::MaybeDirectBranchDest">
If false, then this operand must be a memory operand for an indirect branch instruction.

Otherwise, this operand may belong to either a direct or indirect branch instruction.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h/#l00079">79</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a>.
</MemberDefinition>

### ModeSize {#a42439c37d06147efd13c9b17ebdedf3b}

<MemberDefinition
  prototype="unsigned llvm::X86Operand::MemOp::ModeSize">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h/#l00070">70</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a>.
</MemberDefinition>

### Scale {#ae84374e231ef5add1125d2b3489f98eb}

<MemberDefinition
  prototype="unsigned llvm::X86Operand::MemOp::Scale">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h/#l00068">68</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a>.
</MemberDefinition>

### SegReg {#a7bb0f01b6b2f3b2c07651115b8424e64}

<MemberDefinition
  prototype="MCRegister llvm::X86Operand::MemOp::SegReg">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h/#l00063">63</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a>.
</MemberDefinition>

### Size {#ae151edb6f2bfa80b326163db4b9cdd4e}

<MemberDefinition
  prototype="unsigned llvm::X86Operand::MemOp::Size">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h/#l00069">69</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this struct was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/asmparser/x86operand-h">X86Operand.h</a></li>
</ul>

</DoxygenPage>
