Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Dec 31 05:50:53 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/CLOCK_r_REG27_S11
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cr0sw0/add_4071/CLOCK_r_REG473_S69
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/CLOCK_r_REG27_S11/CK (DFFR_X1)                       0.00       0.00 r
  DP/CLOCK_r_REG27_S11/QN (DFFR_X1)                       0.06       0.06 f
  DP/U60/ZN (INV_X1)                                      0.03       0.10 r
  DP/MULT_cr0sw0/x[23] (mbeDadda_mult_5)                  0.00       0.10 r
  DP/MULT_cr0sw0/U22/Z (BUF_X2)                           0.04       0.14 r
  DP/MULT_cr0sw0/recoding_block_0/x[23] (r4mbePP_preprocessing_n_bit24_60)
                                                          0.00       0.14 r
  DP/MULT_cr0sw0/recoding_block_0/MUX_X/i1[24] (mux2_n_bit25_121)
                                                          0.00       0.14 r
  DP/MULT_cr0sw0/recoding_block_0/MUX_X/U5/ZN (NAND2_X1)
                                                          0.03       0.17 f
  DP/MULT_cr0sw0/recoding_block_0/MUX_X/U6/ZN (NAND2_X1)
                                                          0.03       0.20 r
  DP/MULT_cr0sw0/recoding_block_0/MUX_X/o[24] (mux2_n_bit25_121)
                                                          0.00       0.20 r
  DP/MULT_cr0sw0/recoding_block_0/MUX_0/i1[24] (mux2_n_bit25_120)
                                                          0.00       0.20 r
  DP/MULT_cr0sw0/recoding_block_0/MUX_0/U28/ZN (AND2_X1)
                                                          0.04       0.24 r
  DP/MULT_cr0sw0/recoding_block_0/MUX_0/o[24] (mux2_n_bit25_120)
                                                          0.00       0.24 r
  DP/MULT_cr0sw0/recoding_block_0/x_absY[24] (r4mbePP_preprocessing_n_bit24_60)
                                                          0.00       0.24 r
  DP/MULT_cr0sw0/bitwiseInverterX_0/dataIn[24] (bitwiseInv_n_bit25_55)
                                                          0.00       0.24 r
  DP/MULT_cr0sw0/bitwiseInverterX_0/U28/ZN (XNOR2_X1)     0.07       0.31 r
  DP/MULT_cr0sw0/bitwiseInverterX_0/dataOut[24] (bitwiseInv_n_bit25_55)
                                                          0.00       0.31 r
  DP/MULT_cr0sw0/U17/ZN (INV_X1)                          0.03       0.35 f
  DP/MULT_cr0sw0/lv4_c26_FA_0/i0 (fullAdder_1367)         0.00       0.35 f
  DP/MULT_cr0sw0/lv4_c26_FA_0/HA_0/i0 (halfAdder_2735)
                                                          0.00       0.35 f
  DP/MULT_cr0sw0/lv4_c26_FA_0/HA_0/U3/Z (XOR2_X1)         0.07       0.42 f
  DP/MULT_cr0sw0/lv4_c26_FA_0/HA_0/s (halfAdder_2735)     0.00       0.42 f
  DP/MULT_cr0sw0/lv4_c26_FA_0/HA_1/i1 (halfAdder_2734)
                                                          0.00       0.42 f
  DP/MULT_cr0sw0/lv4_c26_FA_0/HA_1/U2/ZN (AND2_X1)        0.04       0.46 f
  DP/MULT_cr0sw0/lv4_c26_FA_0/HA_1/co (halfAdder_2734)
                                                          0.00       0.46 f
  DP/MULT_cr0sw0/lv4_c26_FA_0/U1/ZN (OR2_X2)              0.06       0.52 f
  DP/MULT_cr0sw0/lv4_c26_FA_0/co (fullAdder_1367)         0.00       0.52 f
  DP/MULT_cr0sw0/lv3_c27_FA_0/i0 (fullAdder_1318)         0.00       0.52 f
  DP/MULT_cr0sw0/lv3_c27_FA_0/HA_0/i0 (halfAdder_2637)
                                                          0.00       0.52 f
  DP/MULT_cr0sw0/lv3_c27_FA_0/HA_0/U6/ZN (INV_X1)         0.03       0.55 r
  DP/MULT_cr0sw0/lv3_c27_FA_0/HA_0/U4/ZN (NAND2_X1)       0.02       0.57 f
  DP/MULT_cr0sw0/lv3_c27_FA_0/HA_0/U5/ZN (NAND2_X1)       0.03       0.60 r
  DP/MULT_cr0sw0/lv3_c27_FA_0/HA_0/s (halfAdder_2637)     0.00       0.60 r
  DP/MULT_cr0sw0/lv3_c27_FA_0/HA_1/i1 (halfAdder_2636)
                                                          0.00       0.60 r
  DP/MULT_cr0sw0/lv3_c27_FA_0/HA_1/U1/Z (XOR2_X1)         0.08       0.68 r
  DP/MULT_cr0sw0/lv3_c27_FA_0/HA_1/s (halfAdder_2636)     0.00       0.68 r
  DP/MULT_cr0sw0/lv3_c27_FA_0/s (fullAdder_1318)          0.00       0.68 r
  DP/MULT_cr0sw0/lv2_c27_FA_1/i0 (fullAdder_1257)         0.00       0.68 r
  DP/MULT_cr0sw0/lv2_c27_FA_1/HA_0/i0 (halfAdder_2515)
                                                          0.00       0.68 r
  DP/MULT_cr0sw0/lv2_c27_FA_1/HA_0/U2/Z (XOR2_X1)         0.07       0.75 r
  DP/MULT_cr0sw0/lv2_c27_FA_1/HA_0/s (halfAdder_2515)     0.00       0.75 r
  DP/MULT_cr0sw0/lv2_c27_FA_1/HA_1/i1 (halfAdder_2514)
                                                          0.00       0.75 r
  DP/MULT_cr0sw0/lv2_c27_FA_1/HA_1/U1/ZN (AND2_X1)        0.04       0.79 r
  DP/MULT_cr0sw0/lv2_c27_FA_1/HA_1/co (halfAdder_2514)
                                                          0.00       0.79 r
  DP/MULT_cr0sw0/lv2_c27_FA_1/U1/ZN (OR2_X1)              0.04       0.83 r
  DP/MULT_cr0sw0/lv2_c27_FA_1/co (fullAdder_1257)         0.00       0.83 r
  DP/MULT_cr0sw0/lv1_c28_FA_0/i1 (fullAdder_1210)         0.00       0.83 r
  DP/MULT_cr0sw0/lv1_c28_FA_0/HA_0/i1 (halfAdder_2421)
                                                          0.00       0.83 r
  DP/MULT_cr0sw0/lv1_c28_FA_0/HA_0/U2/Z (XOR2_X1)         0.08       0.91 r
  DP/MULT_cr0sw0/lv1_c28_FA_0/HA_0/s (halfAdder_2421)     0.00       0.91 r
  DP/MULT_cr0sw0/lv1_c28_FA_0/HA_1/i1 (halfAdder_2420)
                                                          0.00       0.91 r
  DP/MULT_cr0sw0/lv1_c28_FA_0/HA_1/U1/ZN (AND2_X1)        0.05       0.95 r
  DP/MULT_cr0sw0/lv1_c28_FA_0/HA_1/co (halfAdder_2420)
                                                          0.00       0.95 r
  DP/MULT_cr0sw0/lv1_c28_FA_0/U1/ZN (OR2_X2)              0.04       0.99 r
  DP/MULT_cr0sw0/lv1_c28_FA_0/co (fullAdder_1210)         0.00       0.99 r
  DP/MULT_cr0sw0/lv0_c29_FA_0/i0 (fullAdder_1170)         0.00       0.99 r
  DP/MULT_cr0sw0/lv0_c29_FA_0/HA_0/i0 (halfAdder_2341)
                                                          0.00       0.99 r
  DP/MULT_cr0sw0/lv0_c29_FA_0/HA_0/U3/Z (XOR2_X1)         0.07       1.06 r
  DP/MULT_cr0sw0/lv0_c29_FA_0/HA_0/s (halfAdder_2341)     0.00       1.06 r
  DP/MULT_cr0sw0/lv0_c29_FA_0/HA_1/i1 (halfAdder_2340)
                                                          0.00       1.06 r
  DP/MULT_cr0sw0/lv0_c29_FA_0/HA_1/U2/Z (XOR2_X1)         0.10       1.17 r
  DP/MULT_cr0sw0/lv0_c29_FA_0/HA_1/s (halfAdder_2340)     0.00       1.17 r
  DP/MULT_cr0sw0/lv0_c29_FA_0/s (fullAdder_1170)          0.00       1.17 r
  DP/MULT_cr0sw0/add_4071/B[29] (mbeDadda_mult_5_DW01_add_0)
                                                          0.00       1.17 r
  DP/MULT_cr0sw0/add_4071/U436/ZN (NOR2_X1)               0.03       1.20 f
  DP/MULT_cr0sw0/add_4071/U643/ZN (NOR2_X1)               0.06       1.25 r
  DP/MULT_cr0sw0/add_4071/U634/ZN (AOI21_X1)              0.03       1.29 f
  DP/MULT_cr0sw0/add_4071/CLOCK_r_REG473_S69/D (DFFS_X1)
                                                          0.01       1.30 f
  data arrival time                                                  1.30

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cr0sw0/add_4071/CLOCK_r_REG473_S69/CK (DFFS_X1)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.41


1
