// Seed: 1732799971
module module_0;
  assign id_1 = 1;
  id_2();
  tri id_3, id_4 = 1'd0;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = 1;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    begin : LABEL_0
      id_1 <= id_0;
    end
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1[""] = id_7;
  module_0 modCall_1 ();
endmodule
