Type,Name,VMA,LMA,ALIGN,MaxSize,Attribute,BaseRegion,ExecutionView,LoadView,Condition
SectionFrame,ROM,ORIGIN(ROM),,,,RO,ROM,ROM,ROM,
SectionFrame,#.ARM.exidx,.,,,,RO,ROM,ROM,ROM,
OVERLAY,EMIINIT_CODE,[ITCM_BASE],,,,RO,,ITCM,ROM,
OVERLAY,INTSRAM_CODE,,,,,RO,,,,
SectionFrame,INTSRAM_DATA,[DTCM_BASE],,,,RW,INTSRAM_DATA,DTCM,ROM,
SectionFrame,INTSRAM_DATA_ZI,.,,,,ZI,INTSRAM_DATA,DTCM,ROM,
SectionFrame,L2TCM_CODE,0x58000000,,,0x12000,RO,,L2TCM,ROM,
SectionFrame,L2TCM_DATA,0x58012000,,,0x3000,RW,L2TCM_DATA,L2TCM,ROM,
SectionFrame,L2TCM_DATA_ZI,.,,,0x3000,ZI,L2TCM_DATA,L2TCM,ROM,
LinkerSymbol,KTEST,ORIGIN(RAM)-12,,,,EV::Base,,,,
SectionFrame,EXTSRAM,ORIGIN(RAM),,,,RW,EXTSRAM,RAM,ROM,
SectionFrame,EXTSRAM_ZI,.,,,,ZI,EXTSRAM,RAM,ROM,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_ZI,ALIGN(0x1000),,,,ZI,,RAM,ROM,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_RW,.,,,,RW,,RAM,ROM,
ACTION,. += 0xF0000000;,,,,,,,,,
SectionFrame,PAGE_TABLE,ALIGN(0x1000),,,,RW,,VRAM,ROM,
SectionFrame,CACHED_EXTSRAM,.,,,,RW,CACHED_EXTSRAM,VRAM,ROM,
SectionFrame,CACHED_EXTSRAM_ZI,.,,,,ZI,CACHED_EXTSRAM,VRAM,ROM,
SectionFrame,#.bss,.,,,,ZI,CACHED_EXTSRAM,VRAM,ROM,
SectionFrame,CACHED_EXTSRAM_PREINIT_ZI,.,,,,ZI,,VRAM,ROM,
SectionFrame,CACHED_EXTSRAM_NVRAM_LTABLE,.,,,,RW,,VRAM,ROM,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_RW,ALIGN(0x1000),,,,RW,,VRAM,ROM,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_ZI,.,,,,ZI,,VRAM,ROM,
LinkerSymbol,CACHED_DUMMY_END,[DUMMY_END],,,,EV::Base,,,,
SectionFrame,EXTSRAM_FS_ZI,[TX_BASE] - 0x54000,,,0x40000,ZI,,RAM,ROM,FS_RAMDISK=TRUE
SectionFrame,EXTSRAM_TMP_PAGE_TABLE,[TX_BASE] - 0x14000,,,0x4000,RW,,RAM,ROM,
SectionFrame,EXTSRAM_MCU_NC_DSP_NC_SHAREMEM,[TX_BASE] - 0x10000,,,0x10000,RW,,RAM,ROM,
SectionFrame,EXTSRAM_DSP_TX,[TX_BASE],,,[TX_SIZE],RW,,RAM,ROM,
SectionFrame,EXTSRAM_DSP_RX,[RX_BASE],,,[RX_SIZE],RW,,RAM,ROM,
SectionFrame,DSP_ROM,0x01300000,,ALIGN(4),,RW,,DSP_ROM,DSP_ROM,
