<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p407" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_407{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_407{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_407{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_407{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_407{left:134px;bottom:998px;letter-spacing:-0.16px;}
#t6_407{left:181px;bottom:998px;letter-spacing:-0.14px;}
#t7_407{left:402px;bottom:998px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#t8_407{left:402px;bottom:981px;letter-spacing:-0.11px;}
#t9_407{left:477px;bottom:998px;letter-spacing:-0.13px;}
#ta_407{left:568px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tb_407{left:751px;bottom:997px;}
#tc_407{left:755px;bottom:998px;letter-spacing:-0.13px;}
#td_407{left:568px;bottom:976px;letter-spacing:-0.12px;}
#te_407{left:568px;bottom:959px;letter-spacing:-0.12px;}
#tf_407{left:568px;bottom:943px;letter-spacing:-0.11px;}
#tg_407{left:568px;bottom:926px;letter-spacing:-0.12px;}
#th_407{left:568px;bottom:904px;letter-spacing:-0.11px;}
#ti_407{left:568px;bottom:888px;letter-spacing:-0.11px;}
#tj_407{left:568px;bottom:871px;letter-spacing:-0.11px;}
#tk_407{left:81px;bottom:846px;letter-spacing:-0.17px;}
#tl_407{left:134px;bottom:846px;letter-spacing:-0.15px;}
#tm_407{left:181px;bottom:846px;letter-spacing:-0.15px;}
#tn_407{left:402px;bottom:846px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#to_407{left:402px;bottom:830px;letter-spacing:-0.11px;}
#tp_407{left:477px;bottom:846px;letter-spacing:-0.13px;}
#tq_407{left:568px;bottom:846px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tr_407{left:751px;bottom:846px;}
#ts_407{left:755px;bottom:846px;letter-spacing:-0.13px;}
#tt_407{left:81px;bottom:805px;letter-spacing:-0.17px;}
#tu_407{left:134px;bottom:805px;letter-spacing:-0.15px;}
#tv_407{left:181px;bottom:805px;letter-spacing:-0.15px;}
#tw_407{left:402px;bottom:805px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#tx_407{left:402px;bottom:788px;letter-spacing:-0.11px;}
#ty_407{left:477px;bottom:805px;letter-spacing:-0.12px;}
#tz_407{left:568px;bottom:805px;letter-spacing:-0.12px;}
#t10_407{left:568px;bottom:788px;letter-spacing:-0.14px;}
#t11_407{left:81px;bottom:764px;letter-spacing:-0.17px;}
#t12_407{left:134px;bottom:764px;letter-spacing:-0.15px;}
#t13_407{left:181px;bottom:764px;letter-spacing:-0.15px;}
#t14_407{left:568px;bottom:764px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t15_407{left:568px;bottom:742px;letter-spacing:-0.12px;}
#t16_407{left:568px;bottom:726px;letter-spacing:-0.11px;}
#t17_407{left:568px;bottom:709px;letter-spacing:-0.12px;}
#t18_407{left:568px;bottom:692px;letter-spacing:-0.08px;}
#t19_407{left:568px;bottom:671px;letter-spacing:-0.11px;}
#t1a_407{left:568px;bottom:654px;letter-spacing:-0.11px;}
#t1b_407{left:568px;bottom:637px;letter-spacing:-0.11px;}
#t1c_407{left:81px;bottom:613px;letter-spacing:-0.16px;}
#t1d_407{left:134px;bottom:613px;letter-spacing:-0.15px;}
#t1e_407{left:181px;bottom:613px;letter-spacing:-0.13px;}
#t1f_407{left:568px;bottom:613px;letter-spacing:-0.12px;}
#t1g_407{left:751px;bottom:612px;}
#t1h_407{left:755px;bottom:613px;letter-spacing:-0.11px;}
#t1i_407{left:568px;bottom:591px;letter-spacing:-0.12px;}
#t1j_407{left:568px;bottom:574px;letter-spacing:-0.12px;}
#t1k_407{left:568px;bottom:558px;letter-spacing:-0.11px;}
#t1l_407{left:568px;bottom:541px;letter-spacing:-0.12px;}
#t1m_407{left:568px;bottom:516px;letter-spacing:-0.11px;}
#t1n_407{left:568px;bottom:499px;letter-spacing:-0.11px;}
#t1o_407{left:568px;bottom:483px;letter-spacing:-0.11px;}
#t1p_407{left:81px;bottom:458px;letter-spacing:-0.16px;}
#t1q_407{left:131px;bottom:458px;letter-spacing:-0.15px;}
#t1r_407{left:181px;bottom:458px;letter-spacing:-0.14px;}
#t1s_407{left:402px;bottom:458px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t1t_407{left:477px;bottom:458px;letter-spacing:-0.13px;}
#t1u_407{left:568px;bottom:458px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_407{left:568px;bottom:441px;letter-spacing:-0.12px;}
#t1w_407{left:568px;bottom:420px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1x_407{left:568px;bottom:399px;letter-spacing:-0.12px;}
#t1y_407{left:81px;bottom:374px;letter-spacing:-0.16px;}
#t1z_407{left:131px;bottom:374px;letter-spacing:-0.15px;}
#t20_407{left:181px;bottom:374px;letter-spacing:-0.15px;}
#t21_407{left:402px;bottom:374px;letter-spacing:-0.07px;word-spacing:-0.03px;}
#t22_407{left:477px;bottom:374px;letter-spacing:-0.13px;}
#t23_407{left:568px;bottom:374px;letter-spacing:-0.11px;}
#t24_407{left:568px;bottom:357px;letter-spacing:-0.12px;}
#t25_407{left:568px;bottom:336px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t26_407{left:568px;bottom:315px;letter-spacing:-0.11px;}
#t27_407{left:81px;bottom:290px;letter-spacing:-0.17px;}
#t28_407{left:131px;bottom:290px;letter-spacing:-0.15px;}
#t29_407{left:181px;bottom:290px;letter-spacing:-0.15px;}
#t2a_407{left:402px;bottom:290px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t2b_407{left:477px;bottom:290px;letter-spacing:-0.14px;}
#t2c_407{left:568px;bottom:290px;letter-spacing:-0.11px;}
#t2d_407{left:568px;bottom:273px;letter-spacing:-0.12px;}
#t2e_407{left:568px;bottom:252px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t2f_407{left:568px;bottom:235px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2g_407{left:81px;bottom:211px;letter-spacing:-0.17px;}
#t2h_407{left:131px;bottom:211px;letter-spacing:-0.15px;}
#t2i_407{left:181px;bottom:211px;letter-spacing:-0.14px;}
#t2j_407{left:402px;bottom:211px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t2k_407{left:477px;bottom:211px;letter-spacing:-0.13px;}
#t2l_407{left:568px;bottom:211px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2m_407{left:568px;bottom:194px;letter-spacing:-0.11px;}
#t2n_407{left:568px;bottom:173px;letter-spacing:-0.11px;}
#t2o_407{left:568px;bottom:156px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t2p_407{left:210px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2q_407{left:296px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2r_407{left:659px;bottom:1086px;letter-spacing:0.11px;}
#t2s_407{left:97px;bottom:1063px;letter-spacing:-0.11px;}
#t2t_407{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t2u_407{left:240px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2v_407{left:236px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2w_407{left:415px;bottom:1063px;letter-spacing:-0.12px;}
#t2x_407{left:416px;bottom:1046px;letter-spacing:-0.12px;}
#t2y_407{left:414px;bottom:1030px;letter-spacing:-0.12px;}
#t2z_407{left:492px;bottom:1063px;letter-spacing:-0.13px;}
#t30_407{left:491px;bottom:1046px;letter-spacing:-0.15px;}
#t31_407{left:535px;bottom:1053px;}
#t32_407{left:662px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t33_407{left:87px;bottom:1022px;letter-spacing:-0.14px;}
#t34_407{left:138px;bottom:1022px;letter-spacing:-0.14px;}

.s1_407{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_407{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_407{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_407{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_407{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_407{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s7_407{font-size:11px;font-family:Verdana_156;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts407" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg407Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg407" style="-webkit-user-select: none;"><object width="935" height="1210" data="407/407.svg" type="image/svg+xml" id="pdf407" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_407" class="t s1_407">Vol. 4 </span><span id="t2_407" class="t s1_407">2-391 </span>
<span id="t3_407" class="t s2_407">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_407" class="t s3_407">40FH </span><span id="t5_407" class="t s3_407">1039 </span><span id="t6_407" class="t s3_407">IA32_MC3_MISC </span><span id="t7_407" class="t s3_407">0, 1, 2, 3, </span>
<span id="t8_407" class="t s3_407">4, 6 </span>
<span id="t9_407" class="t s3_407">Shared </span><span id="ta_407" class="t s3_407">See Section 16.3.2.4, “IA32_MC</span><span id="tb_407" class="t s4_407">i</span><span id="tc_407" class="t s3_407">_MISC MSRs.” </span>
<span id="td_407" class="t s3_407">The IA32_MC3_MISC MSR is either not </span>
<span id="te_407" class="t s3_407">implemented or does not contain additional </span>
<span id="tf_407" class="t s3_407">information if the MISCV flag in the </span>
<span id="tg_407" class="t s3_407">IA32_MC3_STATUS register is clear. </span>
<span id="th_407" class="t s3_407">When not implemented in the processor, all </span>
<span id="ti_407" class="t s3_407">reads and writes to this MSR will cause a </span>
<span id="tj_407" class="t s3_407">general-protection exception. </span>
<span id="tk_407" class="t s3_407">410H </span><span id="tl_407" class="t s3_407">1040 </span><span id="tm_407" class="t s3_407">IA32_MC4_CTL </span><span id="tn_407" class="t s3_407">0, 1, 2, 3, </span>
<span id="to_407" class="t s3_407">4, 6 </span>
<span id="tp_407" class="t s3_407">Shared </span><span id="tq_407" class="t s3_407">See Section 16.3.2.1, “IA32_MC</span><span id="tr_407" class="t s4_407">i</span><span id="ts_407" class="t s3_407">_CTL MSRs.” </span>
<span id="tt_407" class="t s3_407">411H </span><span id="tu_407" class="t s3_407">1041 </span><span id="tv_407" class="t s3_407">IA32_MC4_STATUS </span><span id="tw_407" class="t s3_407">0, 1, 2, 3, </span>
<span id="tx_407" class="t s3_407">4, 6 </span>
<span id="ty_407" class="t s3_407">Shared </span><span id="tz_407" class="t s3_407">See Section 16.3.2.2, “IA32_MCi_STATUS </span>
<span id="t10_407" class="t s3_407">MSRS.” </span>
<span id="t11_407" class="t s3_407">412H </span><span id="t12_407" class="t s3_407">1042 </span><span id="t13_407" class="t s3_407">IA32_MC4_ADDR </span><span id="t14_407" class="t s3_407">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t15_407" class="t s3_407">The IA32_MC2_ADDR register is either not </span>
<span id="t16_407" class="t s3_407">implemented or contains no address if the </span>
<span id="t17_407" class="t s3_407">ADDRV flag in the IA32_MC4_STATUS register </span>
<span id="t18_407" class="t s3_407">is clear. </span>
<span id="t19_407" class="t s3_407">When not implemented in the processor, all </span>
<span id="t1a_407" class="t s3_407">reads and writes to this MSR will cause a </span>
<span id="t1b_407" class="t s3_407">general-protection exception. </span>
<span id="t1c_407" class="t s3_407">413H </span><span id="t1d_407" class="t s3_407">1043 </span><span id="t1e_407" class="t s3_407">IA32_MC4_MISC </span><span id="t1f_407" class="t s3_407">See Section 16.3.2.4, “IA32_MC</span><span id="t1g_407" class="t s4_407">i</span><span id="t1h_407" class="t s3_407">_MISC MSRs.” </span>
<span id="t1i_407" class="t s3_407">The IA32_MC2_MISC MSR is either not </span>
<span id="t1j_407" class="t s3_407">implemented or does not contain additional </span>
<span id="t1k_407" class="t s3_407">information if the MISCV flag in the </span>
<span id="t1l_407" class="t s3_407">IA32_MC4_STATUS register is clear. </span>
<span id="t1m_407" class="t s3_407">When not implemented in the processor, all </span>
<span id="t1n_407" class="t s3_407">reads and writes to this MSR will cause a </span>
<span id="t1o_407" class="t s3_407">general-protection exception. </span>
<span id="t1p_407" class="t s3_407">480H </span><span id="t1q_407" class="t s3_407">1152 </span><span id="t1r_407" class="t s3_407">IA32_VMX_BASIC </span><span id="t1s_407" class="t s3_407">3, 4, 6 </span><span id="t1t_407" class="t s3_407">Unique </span><span id="t1u_407" class="t s3_407">Reporting Register of Basic VMX Capabilities </span>
<span id="t1v_407" class="t s3_407">(R/O) </span>
<span id="t1w_407" class="t s3_407">See Table 2-2. </span>
<span id="t1x_407" class="t s3_407">See Appendix A.1, “Basic VMX Information.” </span>
<span id="t1y_407" class="t s3_407">481H </span><span id="t1z_407" class="t s3_407">1153 </span><span id="t20_407" class="t s3_407">IA32_VMX_PINBASED_CTLS </span><span id="t21_407" class="t s3_407">3, 4, 6 </span><span id="t22_407" class="t s3_407">Unique </span><span id="t23_407" class="t s3_407">Capability Reporting Register of Pin-Based </span>
<span id="t24_407" class="t s3_407">VM-Execution Controls (R/O) </span>
<span id="t25_407" class="t s3_407">See Table 2-2. </span>
<span id="t26_407" class="t s3_407">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t27_407" class="t s3_407">482H </span><span id="t28_407" class="t s3_407">1154 </span><span id="t29_407" class="t s3_407">IA32_VMX_PROCBASED_CTLS </span><span id="t2a_407" class="t s3_407">3, 4, 6 </span><span id="t2b_407" class="t s3_407">Unique </span><span id="t2c_407" class="t s3_407">Capability Reporting Register of Primary </span>
<span id="t2d_407" class="t s3_407">Processor-Based VM-Execution Controls (R/O) </span>
<span id="t2e_407" class="t s3_407">See Appendix A.3, “VM-Execution Controls,” and </span>
<span id="t2f_407" class="t s3_407">see Table 2-2. </span>
<span id="t2g_407" class="t s3_407">483H </span><span id="t2h_407" class="t s3_407">1155 </span><span id="t2i_407" class="t s3_407">IA32_VMX_EXIT_CTLS </span><span id="t2j_407" class="t s3_407">3, 4, 6 </span><span id="t2k_407" class="t s3_407">Unique </span><span id="t2l_407" class="t s3_407">Capability Reporting Register of VM-Exit </span>
<span id="t2m_407" class="t s3_407">Controls (R/O) </span>
<span id="t2n_407" class="t s3_407">See Appendix A.4, “VM-Exit Controls,” and </span>
<span id="t2o_407" class="t s3_407">Table 2-2. </span>
<span id="t2p_407" class="t s5_407">Table 2-55. </span><span id="t2q_407" class="t s5_407">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2r_407" class="t s5_407">(Contd.) </span>
<span id="t2s_407" class="t s6_407">Register </span>
<span id="t2t_407" class="t s6_407">Address </span>
<span id="t2u_407" class="t s6_407">Register Name </span>
<span id="t2v_407" class="t s6_407">Fields and Flags </span>
<span id="t2w_407" class="t s6_407">Model </span>
<span id="t2x_407" class="t s6_407">Avail- </span>
<span id="t2y_407" class="t s6_407">ability </span>
<span id="t2z_407" class="t s6_407">Shared/ </span>
<span id="t30_407" class="t s6_407">Unique </span>
<span id="t31_407" class="t s7_407">1 </span>
<span id="t32_407" class="t s6_407">Bit Description </span>
<span id="t33_407" class="t s6_407">Hex </span><span id="t34_407" class="t s6_407">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
