INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lsriw' on host 'lsriw' (Linux_x86_64 version 4.15.0-66-generic) on Wed Oct 30 11:40:41 CET 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.3 LTS
INFO: [HLS 200-10] In directory '/home/lsriw/HLS_STANISZ/HLS'
INFO: [HLS 200-10] Opening project '/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new'.
INFO: [HLS 200-10] Adding design file 'FIR_AXI4/.settings/fir.cpp' to the project
INFO: [HLS 200-10] Adding design file 'FIR_AXI4/.settings/fir.hpp' to the project
INFO: [HLS 200-10] Adding test bench file 'FIR_AXI4_new/.settings/fir_test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'FIR_AXI4/.settings/fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 446.199 ; gain = 0.191 ; free physical = 10445 ; free virtual = 15686
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 446.199 ; gain = 0.191 ; free physical = 10445 ; free virtual = 15686
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 446.199 ; gain = 0.191 ; free physical = 10456 ; free virtual = 15680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 446.199 ; gain = 0.191 ; free physical = 10453 ; free virtual = 15677
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'STREAM_LOOP' (FIR_AXI4/.settings/fir.cpp:21) in function 'fir' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FILTER_LOOP' (FIR_AXI4/.settings/fir.cpp:28) in function 'fir' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 'data_in.V' automatically.
INFO: [XFORM 203-101] Partitioning array 'coeff.V' (FIR_AXI4/.settings/fir.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (FIR_AXI4/.settings/fir.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 574.008 ; gain = 128.000 ; free physical = 10427 ; free virtual = 15654
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 574.008 ; gain = 128.000 ; free physical = 10426 ; free virtual = 15653
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.98 seconds; current allocated memory: 77.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 78.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coeff_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coeff_1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coeff_2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coeff_3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coeff_4_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coeff_5_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coeff_6_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coeff_7_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coeff_8_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coeff_9_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_in_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'coeff_0_V', 'coeff_1_V', 'coeff_2_V', 'coeff_3_V', 'coeff_4_V', 'coeff_5_V', 'coeff_6_V', 'coeff_7_V', 'coeff_8_V' and 'coeff_9_V' to AXI-Lite port bundle.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 79.914 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 574.008 ; gain = 128.000 ; free physical = 10422 ; free virtual = 15648
INFO: [SYSC 207-301] Generating SystemC RTL for fir.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-112] Total elapsed time: 13.46 seconds; peak allocated memory: 79.914 MB.
