{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701893391883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701893391886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:09:51 2023 " "Processing started: Wed Dec 06 22:09:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701893391886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701893391886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderMania -c AdderMania " "Command: quartus_map --read_settings_files=on --write_settings_files=off AdderMania -c AdderMania" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701893391887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701893392194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701893392194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_16bit " "Found entity 1: FullAdder_16bit" {  } { { "FullAdder_16bit.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/FullAdder_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701893397767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701893397767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderMania " "Found entity 1: AdderMania" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701893397769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701893397769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f FullAdder_16bit.v(9) " "Verilog HDL Implicit Net warning at FullAdder_16bit.v(9): created implicit net for \"f\"" {  } { { "FullAdder_16bit.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/FullAdder_16bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701893397770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AdderMania " "Elaborating entity \"AdderMania\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701893397785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_16bit FullAdder_16bit:u1 " "Elaborating entity \"FullAdder_16bit\" for hierarchy \"FullAdder_16bit:u1\"" {  } { { "carry_select_adder.v" "u1" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701893397792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f FullAdder_16bit.v(9) " "Verilog HDL or VHDL warning at FullAdder_16bit.v(9): object \"f\" assigned a value but never read" {  } { { "FullAdder_16bit.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/FullAdder_16bit.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701893397793 "|AdderMania|FullAdder_16bit:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 FullAdder_16bit.v(9) " "Verilog HDL assignment warning at FullAdder_16bit.v(9): truncated value with size 16 to match size of target (2)" {  } { { "FullAdder_16bit.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/FullAdder_16bit.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701893397793 "|AdderMania|FullAdder_16bit:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum FullAdder_16bit.v(5) " "Output port \"sum\" at FullAdder_16bit.v(5) has no driver" {  } { { "FullAdder_16bit.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/FullAdder_16bit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701893397793 "|AdderMania|FullAdder_16bit:u1"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "f u1 " "Port \"f\" does not exist in macrofunction \"u1\"" {  } { { "carry_select_adder.v" "u1" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 24 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701893397799 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701893397802 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701893397844 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 06 22:09:57 2023 " "Processing ended: Wed Dec 06 22:09:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701893397844 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701893397844 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701893397844 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701893397844 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701893398438 ""}
