Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 17 18:58:11 2024
| Host         : DESKTOP-E8CIL9E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.453        0.000                      0                  154        0.139        0.000                      0                  154        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.453        0.000                      0                  154        0.139        0.000                      0                  154        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.049ns (24.910%)  route 3.162ns (75.090%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.805     5.357    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y107         FDSE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_fdse_C_Q)         0.478     5.835 r  design_1_i/RX_UART_0/U0/clock_cnt_reg[3]/Q
                         net (fo=10, routed)          0.881     6.715    design_1_i/RX_UART_0/U0/clock_cnt[3]
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.295     7.010 r  design_1_i/RX_UART_0/U0/data_out[7]_i_2/O
                         net (fo=3, routed)           0.818     7.828    design_1_i/RX_UART_0/U0/data_out[7]_i_2_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.952 r  design_1_i/RX_UART_0/U0/data_valid_i_2/O
                         net (fo=1, routed)           0.958     8.910    design_1_i/RX_UART_0/U0/data_valid_i_2_n_0
    SLICE_X5Y107         LUT5 (Prop_lut5_I1_O)        0.152     9.062 r  design_1_i/RX_UART_0/U0/data_valid_i_1/O
                         net (fo=1, routed)           0.506     9.568    design_1_i/RX_UART_0/U0/data_valid_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  design_1_i/RX_UART_0/U0/data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.678    15.049    design_1_i/RX_UART_0/U0/clk
    SLICE_X5Y107         FDRE                                         r  design_1_i/RX_UART_0/U0/data_valid_reg/C
                         clock pessimism              0.282    15.332    
                         clock uncertainty           -0.035    15.296    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)       -0.275    15.021    design_1_i/RX_UART_0/U0/data_valid_reg
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.120ns (31.624%)  route 2.422ns (68.376%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.805     5.357    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y107         FDSE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_fdse_C_Q)         0.518     5.875 f  design_1_i/RX_UART_0/U0/clock_cnt_reg[4]/Q
                         net (fo=11, routed)          0.870     6.745    design_1_i/RX_UART_0/U0/clock_cnt[4]
    SLICE_X5Y108         LUT3 (Prop_lut3_I1_O)        0.152     6.897 r  design_1_i/RX_UART_0/U0/clock_cnt[6]_i_7/O
                         net (fo=1, routed)           0.433     7.330    design_1_i/RX_UART_0/U0/clock_cnt[6]_i_7_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.326     7.656 r  design_1_i/RX_UART_0/U0/clock_cnt[6]_i_2/O
                         net (fo=8, routed)           0.474     8.130    design_1_i/RX_UART_0/U0/clock_cnt[6]_i_2_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I5_O)        0.124     8.254 r  design_1_i/RX_UART_0/U0/clock_cnt[6]_i_1/O
                         net (fo=7, routed)           0.644     8.898    design_1_i/RX_UART_0/U0/clock_cnt[6]_i_1_n_0
    SLICE_X6Y108         FDSE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.678    15.049    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y108         FDSE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/C
                         clock pessimism              0.282    15.332    
                         clock uncertainty           -0.035    15.296    
    SLICE_X6Y108         FDSE (Setup_fdse_C_S)       -0.524    14.772    design_1_i/RX_UART_0/U0/clock_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/clock_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.120ns (31.624%)  route 2.422ns (68.376%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.805     5.357    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y107         FDSE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_fdse_C_Q)         0.518     5.875 f  design_1_i/RX_UART_0/U0/clock_cnt_reg[4]/Q
                         net (fo=11, routed)          0.870     6.745    design_1_i/RX_UART_0/U0/clock_cnt[4]
    SLICE_X5Y108         LUT3 (Prop_lut3_I1_O)        0.152     6.897 r  design_1_i/RX_UART_0/U0/clock_cnt[6]_i_7/O
                         net (fo=1, routed)           0.433     7.330    design_1_i/RX_UART_0/U0/clock_cnt[6]_i_7_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.326     7.656 r  design_1_i/RX_UART_0/U0/clock_cnt[6]_i_2/O
                         net (fo=8, routed)           0.474     8.130    design_1_i/RX_UART_0/U0/clock_cnt[6]_i_2_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I5_O)        0.124     8.254 r  design_1_i/RX_UART_0/U0/clock_cnt[6]_i_1/O
                         net (fo=7, routed)           0.644     8.898    design_1_i/RX_UART_0/U0/clock_cnt[6]_i_1_n_0
    SLICE_X6Y108         FDSE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.678    15.049    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y108         FDSE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[1]/C
                         clock pessimism              0.282    15.332    
                         clock uncertainty           -0.035    15.296    
    SLICE_X6Y108         FDSE (Setup_fdse_C_S)       -0.524    14.772    design_1_i/RX_UART_0/U0/clock_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.959ns (26.674%)  route 2.636ns (73.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.802     5.354    design_1_i/TX_UART_0/U0/clk
    SLICE_X5Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.773 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/Q
                         net (fo=4, routed)           0.897     6.670    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[9]
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.299     6.969 r  design_1_i/TX_UART_0/U0/tx_data_out_i_6/O
                         net (fo=1, routed)           0.574     7.544    design_1_i/TX_UART_0/U0/tx_data_out_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  design_1_i/TX_UART_0/U0/tx_data_out_i_3/O
                         net (fo=4, routed)           0.465     8.133    design_1_i/TX_UART_0/U0/tx_data_out_i_3_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I2_O)        0.117     8.250 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state[11]_i_1/O
                         net (fo=12, routed)          0.699     8.949    design_1_i/TX_UART_0/U0/FSM_onehot_current_state[11]_i_1_n_0
    SLICE_X4Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.674    15.045    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.282    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.412    14.880    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.959ns (26.674%)  route 2.636ns (73.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.802     5.354    design_1_i/TX_UART_0/U0/clk
    SLICE_X5Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.773 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/Q
                         net (fo=4, routed)           0.897     6.670    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[9]
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.299     6.969 r  design_1_i/TX_UART_0/U0/tx_data_out_i_6/O
                         net (fo=1, routed)           0.574     7.544    design_1_i/TX_UART_0/U0/tx_data_out_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  design_1_i/TX_UART_0/U0/tx_data_out_i_3/O
                         net (fo=4, routed)           0.465     8.133    design_1_i/TX_UART_0/U0/tx_data_out_i_3_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I2_O)        0.117     8.250 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state[11]_i_1/O
                         net (fo=12, routed)          0.699     8.949    design_1_i/TX_UART_0/U0/FSM_onehot_current_state[11]_i_1_n_0
    SLICE_X4Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.674    15.045    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.282    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.412    14.880    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.959ns (26.674%)  route 2.636ns (73.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.802     5.354    design_1_i/TX_UART_0/U0/clk
    SLICE_X5Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.773 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/Q
                         net (fo=4, routed)           0.897     6.670    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[9]
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.299     6.969 r  design_1_i/TX_UART_0/U0/tx_data_out_i_6/O
                         net (fo=1, routed)           0.574     7.544    design_1_i/TX_UART_0/U0/tx_data_out_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  design_1_i/TX_UART_0/U0/tx_data_out_i_3/O
                         net (fo=4, routed)           0.465     8.133    design_1_i/TX_UART_0/U0/tx_data_out_i_3_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I2_O)        0.117     8.250 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state[11]_i_1/O
                         net (fo=12, routed)          0.699     8.949    design_1_i/TX_UART_0/U0/FSM_onehot_current_state[11]_i_1_n_0
    SLICE_X4Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.674    15.045    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.282    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.412    14.880    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.959ns (26.674%)  route 2.636ns (73.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.802     5.354    design_1_i/TX_UART_0/U0/clk
    SLICE_X5Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.773 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/Q
                         net (fo=4, routed)           0.897     6.670    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[9]
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.299     6.969 r  design_1_i/TX_UART_0/U0/tx_data_out_i_6/O
                         net (fo=1, routed)           0.574     7.544    design_1_i/TX_UART_0/U0/tx_data_out_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  design_1_i/TX_UART_0/U0/tx_data_out_i_3/O
                         net (fo=4, routed)           0.465     8.133    design_1_i/TX_UART_0/U0/tx_data_out_i_3_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I2_O)        0.117     8.250 r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state[11]_i_1/O
                         net (fo=12, routed)          0.699     8.949    design_1_i/TX_UART_0/U0/FSM_onehot_current_state[11]_i_1_n_0
    SLICE_X4Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.674    15.045    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.282    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.412    14.880    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 design_1_i/RX_UART_0/U0/clock_cnt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 1.283ns (34.223%)  route 2.466ns (65.777%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.805     5.357    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y107         FDSE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_fdse_C_Q)         0.478     5.835 r  design_1_i/RX_UART_0/U0/clock_cnt_reg[6]/Q
                         net (fo=9, routed)           0.900     6.735    design_1_i/RX_UART_0/U0/clock_cnt[6]
    SLICE_X6Y108         LUT4 (Prop_lut4_I3_O)        0.327     7.062 r  design_1_i/RX_UART_0/U0/clock_cnt[6]_i_13/O
                         net (fo=1, routed)           0.452     7.514    design_1_i/RX_UART_0/U0/clock_cnt[6]_i_13_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.328     7.842 r  design_1_i/RX_UART_0/U0/clock_cnt[6]_i_9/O
                         net (fo=7, routed)           0.731     8.573    design_1_i/RX_UART_0/U0/clock_cnt[6]_i_9_n_0
    SLICE_X7Y108         LUT2 (Prop_lut2_I0_O)        0.150     8.723 r  design_1_i/RX_UART_0/U0/clock_cnt[0]_i_1/O
                         net (fo=1, routed)           0.382     9.106    design_1_i/RX_UART_0/U0/clock_cnt[0]_i_1_n_0
    SLICE_X6Y108         FDSE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.678    15.049    design_1_i/RX_UART_0/U0/clk
    SLICE_X6Y108         FDSE                                         r  design_1_i/RX_UART_0/U0/clock_cnt_reg[0]/C
                         clock pessimism              0.282    15.332    
                         clock uncertainty           -0.035    15.296    
    SLICE_X6Y108         FDSE (Setup_fdse_C_D)       -0.233    15.063    design_1_i/RX_UART_0/U0/clock_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/clk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.966ns (28.240%)  route 2.455ns (71.760%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.802     5.354    design_1_i/TX_UART_0/U0/clk
    SLICE_X5Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.773 f  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/Q
                         net (fo=4, routed)           0.897     6.670    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[9]
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.299     6.969 f  design_1_i/TX_UART_0/U0/tx_data_out_i_6/O
                         net (fo=1, routed)           0.574     7.544    design_1_i/TX_UART_0/U0/tx_data_out_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I0_O)        0.124     7.668 f  design_1_i/TX_UART_0/U0/tx_data_out_i_3/O
                         net (fo=4, routed)           0.445     8.113    design_1_i/TX_UART_0/U0/tx_data_out_i_3_n_0
    SLICE_X3Y112         LUT3 (Prop_lut3_I2_O)        0.124     8.237 r  design_1_i/TX_UART_0/U0/clk_cnt[6]_i_1/O
                         net (fo=7, routed)           0.538     8.775    design_1_i/TX_UART_0/U0/clk_cnt[6]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/clk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.675    15.046    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/clk_cnt_reg[0]/C
                         clock pessimism              0.268    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    14.755    design_1_i/TX_UART_0/U0/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.966ns (28.240%)  route 2.455ns (71.760%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.802     5.354    design_1_i/TX_UART_0/U0/clk
    SLICE_X5Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.419     5.773 f  design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg[9]/Q
                         net (fo=4, routed)           0.897     6.670    design_1_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[9]
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.299     6.969 f  design_1_i/TX_UART_0/U0/tx_data_out_i_6/O
                         net (fo=1, routed)           0.574     7.544    design_1_i/TX_UART_0/U0/tx_data_out_i_6_n_0
    SLICE_X4Y113         LUT5 (Prop_lut5_I0_O)        0.124     7.668 f  design_1_i/TX_UART_0/U0/tx_data_out_i_3/O
                         net (fo=4, routed)           0.445     8.113    design_1_i/TX_UART_0/U0/tx_data_out_i_3_n_0
    SLICE_X3Y112         LUT3 (Prop_lut3_I2_O)        0.124     8.237 r  design_1_i/TX_UART_0/U0/clk_cnt[6]_i_1/O
                         net (fo=7, routed)           0.538     8.775    design_1_i/TX_UART_0/U0/clk_cnt[6]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.675    15.046    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/clk_cnt_reg[1]/C
                         clock pessimism              0.268    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    14.755    design_1_i/TX_UART_0/U0/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  5.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/TX_UART_0/U0/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.669     1.583    design_1_i/TX_UART_0/U0/clk
    SLICE_X3Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.724 r  design_1_i/TX_UART_0/U0/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.087     1.811    design_1_i/TX_UART_0/U0/clk_cnt_reg_n_0_[5]
    SLICE_X2Y113         LUT6 (Prop_lut6_I4_O)        0.045     1.856 r  design_1_i/TX_UART_0/U0/clk_cnt[6]_i_3/O
                         net (fo=1, routed)           0.000     1.856    design_1_i/TX_UART_0/U0/clk_cnt[6]_i_3_n_0
    SLICE_X2Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.943     2.101    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/clk_cnt_reg[6]/C
                         clock pessimism             -0.506     1.596    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.121     1.717    design_1_i/TX_UART_0/U0/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/RX_UART_0/U0/data_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Debugger_0/U0/rx_instruction_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.672     1.586    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y108         FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_1_i/RX_UART_0/U0/data_output_reg[3]/Q
                         net (fo=1, routed)           0.112     1.839    design_1_i/Debugger_0/U0/rx_data[3]
    SLICE_X2Y108         FDRE                                         r  design_1_i/Debugger_0/U0/rx_instruction_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.947     2.105    design_1_i/Debugger_0/U0/clk
    SLICE_X2Y108         FDRE                                         r  design_1_i/Debugger_0/U0/rx_instruction_buffer_reg[3]/C
                         clock pessimism             -0.507     1.599    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.076     1.675    design_1_i/Debugger_0/U0/rx_instruction_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/RX_UART_0/U0/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.672     1.586    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y109         FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_1_i/RX_UART_0/U0/data_out_reg[6]/Q
                         net (fo=2, routed)           0.123     1.850    design_1_i/RX_UART_0/U0/data_out[6]
    SLICE_X3Y108         FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.947     2.105    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y108         FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[6]/C
                         clock pessimism             -0.504     1.602    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.076     1.678    design_1_i/RX_UART_0/U0/data_output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/RX_UART_0/U0/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.672     1.586    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y109         FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_1_i/RX_UART_0/U0/data_out_reg[7]/Q
                         net (fo=2, routed)           0.128     1.855    design_1_i/RX_UART_0/U0/data_out[7]
    SLICE_X3Y108         FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.947     2.105    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y108         FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[7]/C
                         clock pessimism             -0.504     1.602    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.078     1.680    design_1_i/RX_UART_0/U0/data_output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/TX_UART_0/U0/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.404%)  route 0.072ns (25.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.669     1.583    design_1_i/TX_UART_0/U0/clk
    SLICE_X2Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.747 r  design_1_i/TX_UART_0/U0/clk_cnt_reg[0]/Q
                         net (fo=8, routed)           0.072     1.819    design_1_i/TX_UART_0/U0/clk_cnt_reg_n_0_[0]
    SLICE_X3Y113         LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  design_1_i/TX_UART_0/U0/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    design_1_i/TX_UART_0/U0/clk_cnt[4]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.943     2.101    design_1_i/TX_UART_0/U0/clk
    SLICE_X3Y113         FDRE                                         r  design_1_i/TX_UART_0/U0/clk_cnt_reg[4]/C
                         clock pessimism             -0.506     1.596    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.092     1.688    design_1_i/TX_UART_0/U0/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/Debugger_0/U0/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.670     1.584    design_1_i/Debugger_0/U0/clk
    SLICE_X4Y111         FDRE                                         r  design_1_i/Debugger_0/U0/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  design_1_i/Debugger_0/U0/tx_data_reg[4]/Q
                         net (fo=3, routed)           0.133     1.857    design_1_i/TX_UART_0/U0/data_in[4]
    SLICE_X4Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.942     2.100    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_data_reg[4]/C
                         clock pessimism             -0.503     1.598    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.071     1.669    design_1_i/TX_UART_0/U0/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/Debugger_0/U0/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.670     1.584    design_1_i/Debugger_0/U0/clk
    SLICE_X4Y111         FDRE                                         r  design_1_i/Debugger_0/U0/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  design_1_i/Debugger_0/U0/tx_data_reg[4]/Q
                         net (fo=3, routed)           0.133     1.857    design_1_i/TX_UART_0/U0/data_in[0]
    SLICE_X4Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.942     2.100    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_data_reg[0]/C
                         clock pessimism             -0.503     1.598    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.067     1.665    design_1_i/TX_UART_0/U0/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/RX_UART_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RX_UART_0/U0/data_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.805%)  route 0.116ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.672     1.586    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y107         FDRE                                         r  design_1_i/RX_UART_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  design_1_i/RX_UART_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.116     1.843    design_1_i/RX_UART_0/U0/data_out[2]
    SLICE_X3Y108         FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.947     2.105    design_1_i/RX_UART_0/U0/clk
    SLICE_X3Y108         FDRE                                         r  design_1_i/RX_UART_0/U0/data_output_reg[2]/C
                         clock pessimism             -0.504     1.602    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.047     1.649    design_1_i/RX_UART_0/U0/data_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/Debugger_0/U0/tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.366%)  route 0.133ns (48.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.670     1.584    design_1_i/Debugger_0/U0/clk
    SLICE_X4Y111         FDRE                                         r  design_1_i/Debugger_0/U0/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  design_1_i/Debugger_0/U0/tx_data_reg[7]/Q
                         net (fo=5, routed)           0.133     1.858    design_1_i/TX_UART_0/U0/data_in[5]
    SLICE_X4Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.942     2.100    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_data_reg[5]/C
                         clock pessimism             -0.503     1.598    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.066     1.664    design_1_i/TX_UART_0/U0/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/Debugger_0/U0/tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TX_UART_0/U0/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.366%)  route 0.133ns (48.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.670     1.584    design_1_i/Debugger_0/U0/clk
    SLICE_X4Y111         FDRE                                         r  design_1_i/Debugger_0/U0/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  design_1_i/Debugger_0/U0/tx_data_reg[7]/Q
                         net (fo=5, routed)           0.133     1.858    design_1_i/TX_UART_0/U0/data_in[1]
    SLICE_X4Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.942     2.100    design_1_i/TX_UART_0/U0/clk
    SLICE_X4Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_data_reg[1]/C
                         clock pessimism             -0.503     1.598    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.063     1.661    design_1_i/TX_UART_0/U0/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    design_1_i/Debugger_0/U0/FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/tx_data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.977ns (68.541%)  route 1.826ns (31.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.803     5.355    design_1_i/TX_UART_0/U0/clk
    SLICE_X3Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.811 r  design_1_i/TX_UART_0/U0/tx_data_out_reg/Q
                         net (fo=2, routed)           1.826     7.636    tx_data_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    11.158 r  tx_data_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.158    tx_data_out
    D10                                                               r  tx_data_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/TX_UART_0/U0/tx_data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.363ns (77.911%)  route 0.387ns (22.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.670     1.584    design_1_i/TX_UART_0/U0/clk
    SLICE_X3Y112         FDRE                                         r  design_1_i/TX_UART_0/U0/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  design_1_i/TX_UART_0/U0/tx_data_out_reg/Q
                         net (fo=2, routed)           0.387     2.111    tx_data_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     3.334 r  tx_data_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.334    tx_data_out
    D10                                                               r  tx_data_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_data_in
                            (input port)
  Destination:            design_1_i/RX_UART_0/U0/rx_data_in_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.832ns  (logic 1.539ns (54.340%)  route 1.293ns (45.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  rx_data_in (IN)
                         net (fo=0)                   0.000     0.000    rx_data_in
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  rx_data_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.832    design_1_i/RX_UART_0/U0/rx_serial_input
    SLICE_X5Y110         FDRE                                         r  design_1_i/RX_UART_0/U0/rx_data_in_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.677     5.048    design_1_i/RX_UART_0/U0/clk
    SLICE_X5Y110         FDRE                                         r  design_1_i/RX_UART_0/U0/rx_data_in_buf_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_data_in
                            (input port)
  Destination:            design_1_i/RX_UART_0/U0/rx_data_in_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.306ns (37.363%)  route 0.513ns (62.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  rx_data_in (IN)
                         net (fo=0)                   0.000     0.000    rx_data_in
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  rx_data_in_IBUF_inst/O
                         net (fo=1, routed)           0.513     0.819    design_1_i/RX_UART_0/U0/rx_serial_input
    SLICE_X5Y110         FDRE                                         r  design_1_i/RX_UART_0/U0/rx_data_in_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.944     2.102    design_1_i/RX_UART_0/U0/clk
    SLICE_X5Y110         FDRE                                         r  design_1_i/RX_UART_0/U0/rx_data_in_buf_reg/C





