// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _hprod_HH_
#define _hprod_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "LSTM_Top_fmul_32ncud.h"

namespace ap_rtl {

struct hprod : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > res_address0;
    sc_out< sc_logic > res_ce0;
    sc_out< sc_logic > res_we0;
    sc_out< sc_lv<32> > res_d0;
    sc_out< sc_lv<6> > res_address1;
    sc_out< sc_logic > res_ce1;
    sc_out< sc_logic > res_we1;
    sc_out< sc_lv<32> > res_d1;
    sc_out< sc_lv<6> > a_address0;
    sc_out< sc_logic > a_ce0;
    sc_in< sc_lv<32> > a_q0;
    sc_out< sc_lv<6> > a_address1;
    sc_out< sc_logic > a_ce1;
    sc_in< sc_lv<32> > a_q1;
    sc_out< sc_lv<6> > b_address0;
    sc_out< sc_logic > b_ce0;
    sc_in< sc_lv<32> > b_q0;
    sc_out< sc_lv<6> > b_address1;
    sc_out< sc_logic > b_ce1;
    sc_in< sc_lv<32> > b_q1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    hprod(sc_module_name name);
    SC_HAS_PROCESS(hprod);

    ~hprod();

    sc_trace_file* mVcdFile;

    LSTM_Top_fmul_32ncud<1,4,32,32,32>* LSTM_Top_fmul_32ncud_U44;
    LSTM_Top_fmul_32ncud<1,4,32,32,32>* LSTM_Top_fmul_32ncud_U45;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > i_0_0_reg_111;
    sc_signal< sc_lv<1> > icmp_ln120_fu_130_p2;
    sc_signal< sc_lv<1> > icmp_ln120_reg_164;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln120_reg_164_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln120_reg_164_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln120_reg_164_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln120_reg_164_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln120_reg_164_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln124_fu_140_p1;
    sc_signal< sc_lv<64> > zext_ln124_reg_168;
    sc_signal< sc_lv<64> > zext_ln124_reg_168_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln124_reg_168_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln124_reg_168_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln124_reg_168_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln124_reg_168_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln124_1_fu_152_p1;
    sc_signal< sc_lv<64> > zext_ln124_1_reg_183;
    sc_signal< sc_lv<64> > zext_ln124_1_reg_183_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln124_1_reg_183_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln124_1_reg_183_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln124_1_reg_183_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln124_1_reg_183_pp0_iter5_reg;
    sc_signal< sc_lv<7> > add_ln120_fu_158_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > a_load_reg_203;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > b_load_reg_208;
    sc_signal< sc_lv<32> > a_load_1_reg_213;
    sc_signal< sc_lv<32> > b_load_1_reg_218;
    sc_signal< sc_lv<32> > grp_fu_122_p2;
    sc_signal< sc_lv<32> > tmp7_reg_223;
    sc_signal< sc_lv<32> > grp_fu_126_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_228;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<6> > empty_20_fu_136_p1;
    sc_signal< sc_lv<6> > or_ln120_fu_146_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_address0();
    void thread_a_address1();
    void thread_a_ce0();
    void thread_a_ce1();
    void thread_add_ln120_fu_158_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_b_address0();
    void thread_b_address1();
    void thread_b_ce0();
    void thread_b_ce1();
    void thread_empty_20_fu_136_p1();
    void thread_icmp_ln120_fu_130_p2();
    void thread_or_ln120_fu_146_p2();
    void thread_res_address0();
    void thread_res_address1();
    void thread_res_ce0();
    void thread_res_ce1();
    void thread_res_d0();
    void thread_res_d1();
    void thread_res_we0();
    void thread_res_we1();
    void thread_zext_ln124_1_fu_152_p1();
    void thread_zext_ln124_fu_140_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
