; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused__native_batch_norm_legit_convolution_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %8 = shl i32 %7, 3, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = lshr i32 %9, 3, !dbg !12
  %11 = and i32 %10, 7, !dbg !12
  %12 = and i32 %9, 7, !dbg !12
  %13 = or disjoint i32 %8, %11, !dbg !13
  %14 = icmp slt i32 %13, 16, !dbg !14
  %15 = shl i32 %9, 1, !dbg !15
  %16 = and i32 %15, 14, !dbg !15
  %17 = srem i32 %13, 4, !dbg !16
  %18 = shl i32 %13, 4, !dbg !17
  %19 = or disjoint i32 %18, %16, !dbg !18
  %20 = sext i32 %19 to i64, !dbg !19
  %21 = getelementptr float, ptr addrspace(1) %0, i64 %20, !dbg !19
  %22 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %21, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #5, !dbg !20
  %23 = extractvalue { i32, i32 } %22, 0, !dbg !20
  %24 = extractvalue { i32, i32 } %22, 1, !dbg !20
  %25 = bitcast i32 %23 to float, !dbg !20
  %26 = bitcast i32 %24 to float, !dbg !20
  %27 = sext i32 %17 to i64, !dbg !21
  %28 = getelementptr float, ptr addrspace(1) %2, i64 %27, !dbg !21
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %14) #5, !dbg !22
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %14) #5, !dbg !22
  %31 = bitcast i32 %30 to float, !dbg !22
  %32 = fadd float %25, %31, !dbg !23
  %33 = fadd float %26, %31, !dbg !23
  %34 = fadd float %32, %33, !dbg !24
  %35 = select i1 %14, float %34, float 0.000000e+00, !dbg !24
  %36 = bitcast float %35 to i32, !dbg !29
  %37 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %36, i32 4, i32 31), !dbg !29
  %38 = bitcast i32 %37 to float, !dbg !29
  %39 = fadd float %35, %38, !dbg !24
  %40 = bitcast float %39 to i32, !dbg !29
  %41 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %40, i32 2, i32 31), !dbg !29
  %42 = bitcast i32 %41 to float, !dbg !29
  %43 = fadd float %39, %42, !dbg !24
  %44 = bitcast float %43 to i32, !dbg !29
  %45 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %44, i32 1, i32 31), !dbg !29
  %46 = bitcast i32 %45 to float, !dbg !29
  %47 = fadd float %43, %46, !dbg !24
  %48 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %11, !dbg !30
  %49 = bitcast float %47 to <1 x i32>, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %48, <1 x i32> %49, i1 true) #5, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !30
  %50 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %12, !dbg !30
  %51 = load float, ptr addrspace(3) %50, align 4, !dbg !30
  %52 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %51, float 1.600000e+01) #5, !dbg !30
  %53 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %47, float 1.600000e+01) #5, !dbg !30
  %54 = fsub float %32, %53, !dbg !31
  %55 = fsub float %33, %53, !dbg !31
  %56 = fmul float %54, %54, !dbg !32
  %57 = fmul float %55, %55, !dbg !32
  %58 = fadd float %56, %57, !dbg !33
  %59 = select i1 %14, float %58, float 0.000000e+00, !dbg !33
  %60 = bitcast float %59 to i32, !dbg !35
  %61 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %60, i32 4, i32 31), !dbg !35
  %62 = bitcast i32 %61 to float, !dbg !35
  %63 = fadd float %59, %62, !dbg !33
  %64 = bitcast float %63 to i32, !dbg !35
  %65 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %64, i32 2, i32 31), !dbg !35
  %66 = bitcast i32 %65 to float, !dbg !35
  %67 = fadd float %63, %66, !dbg !33
  %68 = bitcast float %67 to i32, !dbg !35
  %69 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %68, i32 1, i32 31), !dbg !35
  %70 = bitcast i32 %69 to float, !dbg !35
  %71 = fadd float %67, %70, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %72 = bitcast float %71 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %48, <1 x i32> %72, i1 true) #5, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %73 = load float, ptr addrspace(3) %50, align 4, !dbg !36
  %74 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %73, float 1.600000e+01) #5, !dbg !37
  %75 = fadd float %74, 0x3EE4F8B580000000, !dbg !38
  %76 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !36
  %.not.i = icmp eq i32 %76, 0, !dbg !36
  br i1 %.not.i, label %79, label %77, !dbg !36

77:                                               ; preds = %6
  %78 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %75), !dbg !36
  br label %__nv_rsqrtf.exit, !dbg !36

79:                                               ; preds = %6
  %80 = tail call float @llvm.nvvm.rsqrt.approx.f(float %75), !dbg !36
  br label %__nv_rsqrtf.exit, !dbg !36

__nv_rsqrtf.exit:                                 ; preds = %77, %79
  %.0.i = phi float [ %78, %77 ], [ %80, %79 ], !dbg !36
  %81 = or disjoint i32 %8, %12, !dbg !13
  %82 = icmp slt i32 %81, 16, !dbg !14
  %83 = bitcast float %32 to i32, !dbg !39
  %84 = bitcast float %33 to i32, !dbg !39
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %83, i32 %84, ptr addrspace(1) %21, i1 %14) #5, !dbg !39
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %85 = sext i32 %81 to i64, !dbg !41
  %86 = getelementptr float, ptr addrspace(1) %1, i64 %85, !dbg !41
  %87 = and i32 %9, 56, !dbg !42
  %88 = icmp eq i32 %87, 0, !dbg !42
  %89 = bitcast float %.0.i to i32, !dbg !42
  %90 = and i1 %88, %82, !dbg !42
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %89, ptr addrspace(1) %86, i1 %90) #5, !dbg !42
  %91 = getelementptr float, ptr addrspace(1) %3, i64 %85, !dbg !43
  %92 = bitcast float %52 to i32, !dbg !44
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %92, ptr addrspace(1) %91, i1 %90) #5, !dbg !44
  ret void, !dbg !45
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "crambzxi5tzqgldqdrrzhrwcbl6zwg4khlwvnqu2urctt7cmgjik.py", directory: "inductor_cache/ra")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_convolution_1, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_convolution_1, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_convolution_1", linkageName: "triton_per_fused__native_batch_norm_legit_convolution_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 19, scope: !7)
!17 = !DILocation(line: 32, column: 42, scope: !7)
!18 = !DILocation(line: 32, column: 39, scope: !7)
!19 = !DILocation(line: 32, column: 34, scope: !7)
!20 = !DILocation(line: 32, column: 47, scope: !7)
!21 = !DILocation(line: 33, column: 30, scope: !7)
!22 = !DILocation(line: 33, column: 35, scope: !7)
!23 = !DILocation(line: 34, column: 18, scope: !7)
!24 = !DILocation(line: 256, column: 15, scope: !25, inlinedAt: !28)
!25 = distinct !DILexicalBlockFile(scope: !27, file: !26, discriminator: 0)
!26 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!27 = distinct !DILexicalBlockFile(scope: !7, file: !26, discriminator: 0)
!28 = !DILocation(line: 39, column: 24, scope: !7)
!29 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !28)
!30 = !DILocation(line: 42, column: 19, scope: !7)
!31 = !DILocation(line: 43, column: 19, scope: !7)
!32 = !DILocation(line: 44, column: 20, scope: !7)
!33 = !DILocation(line: 256, column: 15, scope: !25, inlinedAt: !34)
!34 = !DILocation(line: 47, column: 26, scope: !7)
!35 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !34)
!36 = !DILocation(line: 52, column: 28, scope: !7)
!37 = !DILocation(line: 49, column: 20, scope: !7)
!38 = !DILocation(line: 51, column: 20, scope: !7)
!39 = !DILocation(line: 53, column: 47, scope: !7)
!40 = !DILocation(line: 54, column: 4, scope: !7)
!41 = !DILocation(line: 55, column: 28, scope: !7)
!42 = !DILocation(line: 55, column: 40, scope: !7)
!43 = !DILocation(line: 56, column: 25, scope: !7)
!44 = !DILocation(line: 56, column: 37, scope: !7)
!45 = !DILocation(line: 56, column: 4, scope: !7)
