{
  "module_name": "ctucanfd_kregs.h",
  "hash_id": "06c96977f97da37756e54c6d28106a65ddd76127772511cc103c9b612fc89df9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/can/ctucanfd/ctucanfd_kregs.h",
  "human_readable_source": " \n \n\n \n\n#ifndef __CTU_CAN_FD_CAN_FD_REGISTER_MAP__\n#define __CTU_CAN_FD_CAN_FD_REGISTER_MAP__\n\n#include <linux/bits.h>\n\n \nenum ctu_can_fd_can_registers {\n\tCTUCANFD_DEVICE_ID             = 0x0,\n\tCTUCANFD_VERSION               = 0x2,\n\tCTUCANFD_MODE                  = 0x4,\n\tCTUCANFD_SETTINGS              = 0x6,\n\tCTUCANFD_STATUS                = 0x8,\n\tCTUCANFD_COMMAND               = 0xc,\n\tCTUCANFD_INT_STAT             = 0x10,\n\tCTUCANFD_INT_ENA_SET          = 0x14,\n\tCTUCANFD_INT_ENA_CLR          = 0x18,\n\tCTUCANFD_INT_MASK_SET         = 0x1c,\n\tCTUCANFD_INT_MASK_CLR         = 0x20,\n\tCTUCANFD_BTR                  = 0x24,\n\tCTUCANFD_BTR_FD               = 0x28,\n\tCTUCANFD_EWL                  = 0x2c,\n\tCTUCANFD_ERP                  = 0x2d,\n\tCTUCANFD_FAULT_STATE          = 0x2e,\n\tCTUCANFD_REC                  = 0x30,\n\tCTUCANFD_TEC                  = 0x32,\n\tCTUCANFD_ERR_NORM             = 0x34,\n\tCTUCANFD_ERR_FD               = 0x36,\n\tCTUCANFD_CTR_PRES             = 0x38,\n\tCTUCANFD_FILTER_A_MASK        = 0x3c,\n\tCTUCANFD_FILTER_A_VAL         = 0x40,\n\tCTUCANFD_FILTER_B_MASK        = 0x44,\n\tCTUCANFD_FILTER_B_VAL         = 0x48,\n\tCTUCANFD_FILTER_C_MASK        = 0x4c,\n\tCTUCANFD_FILTER_C_VAL         = 0x50,\n\tCTUCANFD_FILTER_RAN_LOW       = 0x54,\n\tCTUCANFD_FILTER_RAN_HIGH      = 0x58,\n\tCTUCANFD_FILTER_CONTROL       = 0x5c,\n\tCTUCANFD_FILTER_STATUS        = 0x5e,\n\tCTUCANFD_RX_MEM_INFO          = 0x60,\n\tCTUCANFD_RX_POINTERS          = 0x64,\n\tCTUCANFD_RX_STATUS            = 0x68,\n\tCTUCANFD_RX_SETTINGS          = 0x6a,\n\tCTUCANFD_RX_DATA              = 0x6c,\n\tCTUCANFD_TX_STATUS            = 0x70,\n\tCTUCANFD_TX_COMMAND           = 0x74,\n\tCTUCANFD_TXTB_INFO            = 0x76,\n\tCTUCANFD_TX_PRIORITY          = 0x78,\n\tCTUCANFD_ERR_CAPT             = 0x7c,\n\tCTUCANFD_RETR_CTR             = 0x7d,\n\tCTUCANFD_ALC                  = 0x7e,\n\tCTUCANFD_TS_INFO              = 0x7f,\n\tCTUCANFD_TRV_DELAY            = 0x80,\n\tCTUCANFD_SSP_CFG              = 0x82,\n\tCTUCANFD_RX_FR_CTR            = 0x84,\n\tCTUCANFD_TX_FR_CTR            = 0x88,\n\tCTUCANFD_DEBUG_REGISTER       = 0x8c,\n\tCTUCANFD_YOLO_REG             = 0x90,\n\tCTUCANFD_TIMESTAMP_LOW        = 0x94,\n\tCTUCANFD_TIMESTAMP_HIGH       = 0x98,\n\tCTUCANFD_TXTB1_DATA_1        = 0x100,\n\tCTUCANFD_TXTB1_DATA_2        = 0x104,\n\tCTUCANFD_TXTB1_DATA_20       = 0x14c,\n\tCTUCANFD_TXTB2_DATA_1        = 0x200,\n\tCTUCANFD_TXTB2_DATA_2        = 0x204,\n\tCTUCANFD_TXTB2_DATA_20       = 0x24c,\n\tCTUCANFD_TXTB3_DATA_1        = 0x300,\n\tCTUCANFD_TXTB3_DATA_2        = 0x304,\n\tCTUCANFD_TXTB3_DATA_20       = 0x34c,\n\tCTUCANFD_TXTB4_DATA_1        = 0x400,\n\tCTUCANFD_TXTB4_DATA_2        = 0x404,\n\tCTUCANFD_TXTB4_DATA_20       = 0x44c,\n};\n\n \n\n \n#define REG_DEVICE_ID_DEVICE_ID GENMASK(15, 0)\n#define REG_DEVICE_ID_VER_MINOR GENMASK(23, 16)\n#define REG_DEVICE_ID_VER_MAJOR GENMASK(31, 24)\n\n \n#define REG_MODE_RST BIT(0)\n#define REG_MODE_BMM BIT(1)\n#define REG_MODE_STM BIT(2)\n#define REG_MODE_AFM BIT(3)\n#define REG_MODE_FDE BIT(4)\n#define REG_MODE_TTTM BIT(5)\n#define REG_MODE_ROM BIT(6)\n#define REG_MODE_ACF BIT(7)\n#define REG_MODE_TSTM BIT(8)\n#define REG_MODE_RXBAM BIT(9)\n#define REG_MODE_SAM BIT(11)\n#define REG_MODE_RTRLE BIT(16)\n#define REG_MODE_RTRTH GENMASK(20, 17)\n#define REG_MODE_ILBP BIT(21)\n#define REG_MODE_ENA BIT(22)\n#define REG_MODE_NISOFD BIT(23)\n#define REG_MODE_PEX BIT(24)\n#define REG_MODE_TBFBO BIT(25)\n#define REG_MODE_FDRF BIT(26)\n\n \n#define REG_STATUS_RXNE BIT(0)\n#define REG_STATUS_DOR BIT(1)\n#define REG_STATUS_TXNF BIT(2)\n#define REG_STATUS_EFT BIT(3)\n#define REG_STATUS_RXS BIT(4)\n#define REG_STATUS_TXS BIT(5)\n#define REG_STATUS_EWL BIT(6)\n#define REG_STATUS_IDLE BIT(7)\n#define REG_STATUS_PEXS BIT(8)\n#define REG_STATUS_STCNT BIT(16)\n\n \n#define REG_COMMAND_RXRPMV BIT(1)\n#define REG_COMMAND_RRB BIT(2)\n#define REG_COMMAND_CDO BIT(3)\n#define REG_COMMAND_ERCRST BIT(4)\n#define REG_COMMAND_RXFCRST BIT(5)\n#define REG_COMMAND_TXFCRST BIT(6)\n#define REG_COMMAND_CPEXS BIT(7)\n\n \n#define REG_INT_STAT_RXI BIT(0)\n#define REG_INT_STAT_TXI BIT(1)\n#define REG_INT_STAT_EWLI BIT(2)\n#define REG_INT_STAT_DOI BIT(3)\n#define REG_INT_STAT_FCSI BIT(4)\n#define REG_INT_STAT_ALI BIT(5)\n#define REG_INT_STAT_BEI BIT(6)\n#define REG_INT_STAT_OFI BIT(7)\n#define REG_INT_STAT_RXFI BIT(8)\n#define REG_INT_STAT_BSI BIT(9)\n#define REG_INT_STAT_RBNEI BIT(10)\n#define REG_INT_STAT_TXBHCI BIT(11)\n\n \n#define REG_INT_ENA_SET_INT_ENA_SET GENMASK(11, 0)\n\n \n#define REG_INT_ENA_CLR_INT_ENA_CLR GENMASK(11, 0)\n\n \n#define REG_INT_MASK_SET_INT_MASK_SET GENMASK(11, 0)\n\n \n#define REG_INT_MASK_CLR_INT_MASK_CLR GENMASK(11, 0)\n\n \n#define REG_BTR_PROP GENMASK(6, 0)\n#define REG_BTR_PH1 GENMASK(12, 7)\n#define REG_BTR_PH2 GENMASK(18, 13)\n#define REG_BTR_BRP GENMASK(26, 19)\n#define REG_BTR_SJW GENMASK(31, 27)\n\n \n#define REG_BTR_FD_PROP_FD GENMASK(5, 0)\n#define REG_BTR_FD_PH1_FD GENMASK(11, 7)\n#define REG_BTR_FD_PH2_FD GENMASK(17, 13)\n#define REG_BTR_FD_BRP_FD GENMASK(26, 19)\n#define REG_BTR_FD_SJW_FD GENMASK(31, 27)\n\n \n#define REG_EWL_EW_LIMIT GENMASK(7, 0)\n#define REG_EWL_ERP_LIMIT GENMASK(15, 8)\n#define REG_EWL_ERA BIT(16)\n#define REG_EWL_ERP BIT(17)\n#define REG_EWL_BOF BIT(18)\n\n \n#define REG_REC_REC_VAL GENMASK(8, 0)\n#define REG_REC_TEC_VAL GENMASK(24, 16)\n\n \n#define REG_ERR_NORM_ERR_NORM_VAL GENMASK(15, 0)\n#define REG_ERR_NORM_ERR_FD_VAL GENMASK(31, 16)\n\n \n#define REG_CTR_PRES_CTPV GENMASK(8, 0)\n#define REG_CTR_PRES_PTX BIT(9)\n#define REG_CTR_PRES_PRX BIT(10)\n#define REG_CTR_PRES_ENORM BIT(11)\n#define REG_CTR_PRES_EFD BIT(12)\n\n \n#define REG_FILTER_A_MASK_BIT_MASK_A_VAL GENMASK(28, 0)\n\n \n#define REG_FILTER_A_VAL_BIT_VAL_A_VAL GENMASK(28, 0)\n\n \n#define REG_FILTER_B_MASK_BIT_MASK_B_VAL GENMASK(28, 0)\n\n \n#define REG_FILTER_B_VAL_BIT_VAL_B_VAL GENMASK(28, 0)\n\n \n#define REG_FILTER_C_MASK_BIT_MASK_C_VAL GENMASK(28, 0)\n\n \n#define REG_FILTER_C_VAL_BIT_VAL_C_VAL GENMASK(28, 0)\n\n \n#define REG_FILTER_RAN_LOW_BIT_RAN_LOW_VAL GENMASK(28, 0)\n\n \n#define REG_FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL GENMASK(28, 0)\n\n \n#define REG_FILTER_CONTROL_FANB BIT(0)\n#define REG_FILTER_CONTROL_FANE BIT(1)\n#define REG_FILTER_CONTROL_FAFB BIT(2)\n#define REG_FILTER_CONTROL_FAFE BIT(3)\n#define REG_FILTER_CONTROL_FBNB BIT(4)\n#define REG_FILTER_CONTROL_FBNE BIT(5)\n#define REG_FILTER_CONTROL_FBFB BIT(6)\n#define REG_FILTER_CONTROL_FBFE BIT(7)\n#define REG_FILTER_CONTROL_FCNB BIT(8)\n#define REG_FILTER_CONTROL_FCNE BIT(9)\n#define REG_FILTER_CONTROL_FCFB BIT(10)\n#define REG_FILTER_CONTROL_FCFE BIT(11)\n#define REG_FILTER_CONTROL_FRNB BIT(12)\n#define REG_FILTER_CONTROL_FRNE BIT(13)\n#define REG_FILTER_CONTROL_FRFB BIT(14)\n#define REG_FILTER_CONTROL_FRFE BIT(15)\n#define REG_FILTER_CONTROL_SFA BIT(16)\n#define REG_FILTER_CONTROL_SFB BIT(17)\n#define REG_FILTER_CONTROL_SFC BIT(18)\n#define REG_FILTER_CONTROL_SFR BIT(19)\n\n \n#define REG_RX_MEM_INFO_RX_BUFF_SIZE GENMASK(12, 0)\n#define REG_RX_MEM_INFO_RX_MEM_FREE GENMASK(28, 16)\n\n \n#define REG_RX_POINTERS_RX_WPP GENMASK(11, 0)\n#define REG_RX_POINTERS_RX_RPP GENMASK(27, 16)\n\n \n#define REG_RX_STATUS_RXE BIT(0)\n#define REG_RX_STATUS_RXF BIT(1)\n#define REG_RX_STATUS_RXMOF BIT(2)\n#define REG_RX_STATUS_RXFRC GENMASK(14, 4)\n#define REG_RX_STATUS_RTSOP BIT(16)\n\n \n#define REG_RX_DATA_RX_DATA GENMASK(31, 0)\n\n \n#define REG_TX_STATUS_TX1S GENMASK(3, 0)\n#define REG_TX_STATUS_TX2S GENMASK(7, 4)\n#define REG_TX_STATUS_TX3S GENMASK(11, 8)\n#define REG_TX_STATUS_TX4S GENMASK(15, 12)\n#define REG_TX_STATUS_TX5S GENMASK(19, 16)\n#define REG_TX_STATUS_TX6S GENMASK(23, 20)\n#define REG_TX_STATUS_TX7S GENMASK(27, 24)\n#define REG_TX_STATUS_TX8S GENMASK(31, 28)\n\n \n#define REG_TX_COMMAND_TXCE BIT(0)\n#define REG_TX_COMMAND_TXCR BIT(1)\n#define REG_TX_COMMAND_TXCA BIT(2)\n#define REG_TX_COMMAND_TXB1 BIT(8)\n#define REG_TX_COMMAND_TXB2 BIT(9)\n#define REG_TX_COMMAND_TXB3 BIT(10)\n#define REG_TX_COMMAND_TXB4 BIT(11)\n#define REG_TX_COMMAND_TXB5 BIT(12)\n#define REG_TX_COMMAND_TXB6 BIT(13)\n#define REG_TX_COMMAND_TXB7 BIT(14)\n#define REG_TX_COMMAND_TXB8 BIT(15)\n#define REG_TX_COMMAND_TXT_BUFFER_COUNT GENMASK(19, 16)\n\n \n#define REG_TX_PRIORITY_TXT1P GENMASK(2, 0)\n#define REG_TX_PRIORITY_TXT2P GENMASK(6, 4)\n#define REG_TX_PRIORITY_TXT3P GENMASK(10, 8)\n#define REG_TX_PRIORITY_TXT4P GENMASK(14, 12)\n#define REG_TX_PRIORITY_TXT5P GENMASK(18, 16)\n#define REG_TX_PRIORITY_TXT6P GENMASK(22, 20)\n#define REG_TX_PRIORITY_TXT7P GENMASK(26, 24)\n#define REG_TX_PRIORITY_TXT8P GENMASK(30, 28)\n\n \n#define REG_ERR_CAPT_ERR_POS GENMASK(4, 0)\n#define REG_ERR_CAPT_ERR_TYPE GENMASK(7, 5)\n#define REG_ERR_CAPT_RETR_CTR_VAL GENMASK(11, 8)\n#define REG_ERR_CAPT_ALC_BIT GENMASK(20, 16)\n#define REG_ERR_CAPT_ALC_ID_FIELD GENMASK(23, 21)\n#define REG_ERR_CAPT_TS_BITS GENMASK(29, 24)\n\n \n#define REG_TRV_DELAY_TRV_DELAY_VALUE GENMASK(6, 0)\n#define REG_TRV_DELAY_SSP_OFFSET GENMASK(23, 16)\n#define REG_TRV_DELAY_SSP_SRC GENMASK(25, 24)\n\n \n#define REG_RX_FR_CTR_RX_FR_CTR_VAL GENMASK(31, 0)\n\n \n#define REG_TX_FR_CTR_TX_FR_CTR_VAL GENMASK(31, 0)\n\n \n#define REG_DEBUG_REGISTER_STUFF_COUNT GENMASK(2, 0)\n#define REG_DEBUG_REGISTER_DESTUFF_COUNT GENMASK(5, 3)\n#define REG_DEBUG_REGISTER_PC_ARB BIT(6)\n#define REG_DEBUG_REGISTER_PC_CON BIT(7)\n#define REG_DEBUG_REGISTER_PC_DAT BIT(8)\n#define REG_DEBUG_REGISTER_PC_STC BIT(9)\n#define REG_DEBUG_REGISTER_PC_CRC BIT(10)\n#define REG_DEBUG_REGISTER_PC_CRCD BIT(11)\n#define REG_DEBUG_REGISTER_PC_ACK BIT(12)\n#define REG_DEBUG_REGISTER_PC_ACKD BIT(13)\n#define REG_DEBUG_REGISTER_PC_EOF BIT(14)\n#define REG_DEBUG_REGISTER_PC_INT BIT(15)\n#define REG_DEBUG_REGISTER_PC_SUSP BIT(16)\n#define REG_DEBUG_REGISTER_PC_OVR BIT(17)\n#define REG_DEBUG_REGISTER_PC_SOF BIT(18)\n\n \n#define REG_YOLO_REG_YOLO_VAL GENMASK(31, 0)\n\n \n#define REG_TIMESTAMP_LOW_TIMESTAMP_LOW GENMASK(31, 0)\n\n \n#define REG_TIMESTAMP_HIGH_TIMESTAMP_HIGH GENMASK(31, 0)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}