Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jan  5 21:06:25 2024
| Host         : RedDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FSM_interface_timing_summary_routed.rpt -pb FSM_interface_timing_summary_routed.pb -rpx FSM_interface_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM_interface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    34          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clk_ms_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.837        0.000                      0                   17        0.245        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.837        0.000                      0                   17        0.245        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 prescaler_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 1.861ns (59.388%)  route 1.273ns (40.612%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  prescaler_counter_reg[2]/Q
                         net (fo=2, routed)           0.619     6.160    prescaler_counter_reg_n_0_[2]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  prescaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.817    prescaler_counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  prescaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    prescaler_counter_reg[8]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  prescaler_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    prescaler_counter_reg[12]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.270 r  prescaler_counter_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.654     7.924    data0[13]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.295     8.219 r  prescaler_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.219    prescaler_counter[13]
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.031    15.056    prescaler_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.841ns  (required time - arrival time)
  Source:                 prescaler_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 1.852ns (59.179%)  route 1.277ns (40.821%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  prescaler_counter_reg[2]/Q
                         net (fo=2, routed)           0.619     6.160    prescaler_counter_reg_n_0_[2]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  prescaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.817    prescaler_counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  prescaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    prescaler_counter_reg[8]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.249 r  prescaler_counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.658     7.908    data0[12]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.307     8.215 r  prescaler_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.215    prescaler_counter[12]
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.031    15.056    prescaler_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  6.841    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 prescaler_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.735ns (57.594%)  route 1.277ns (42.406%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  prescaler_counter_reg[2]/Q
                         net (fo=2, routed)           0.619     6.160    prescaler_counter_reg_n_0_[2]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  prescaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.817    prescaler_counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.132 r  prescaler_counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.658     7.791    data0[8]
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.307     8.098 r  prescaler_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.098    prescaler_counter[8]
    SLICE_X35Y45         FDCE                                         r  prescaler_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  prescaler_counter_reg[8]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.031    15.056    prescaler_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 prescaler_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.887ns (62.748%)  route 1.120ns (37.252%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  prescaler_counter_reg[2]/Q
                         net (fo=2, routed)           0.619     6.160    prescaler_counter_reg_n_0_[2]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  prescaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.817    prescaler_counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  prescaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    prescaler_counter_reg[8]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  prescaler_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    prescaler_counter_reg[12]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.290 r  prescaler_counter_reg[15]_i_6/O[2]
                         net (fo=1, routed)           0.501     7.792    data0[15]
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.301     8.093 r  prescaler_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.093    prescaler_counter[15]
    SLICE_X35Y47         FDCE                                         r  prescaler_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  prescaler_counter_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.031    15.057    prescaler_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 prescaler_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 1.976ns (65.818%)  route 1.026ns (34.182%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  prescaler_counter_reg[2]/Q
                         net (fo=2, routed)           0.619     6.160    prescaler_counter_reg_n_0_[2]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  prescaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.817    prescaler_counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  prescaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    prescaler_counter_reg[8]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  prescaler_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    prescaler_counter_reg[12]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.374 r  prescaler_counter_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.407     7.781    data0[14]
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.306     8.087 r  prescaler_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.087    prescaler_counter[14]
    SLICE_X35Y47         FDCE                                         r  prescaler_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  prescaler_counter_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.029    15.055    prescaler_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             6.995ns  (required time - arrival time)
  Source:                 prescaler_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 1.859ns (62.450%)  route 1.118ns (37.550%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  prescaler_counter_reg[2]/Q
                         net (fo=2, routed)           0.619     6.160    prescaler_counter_reg_n_0_[2]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  prescaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.817    prescaler_counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  prescaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    prescaler_counter_reg[8]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.257 r  prescaler_counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.499     7.756    data0[10]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.306     8.062 r  prescaler_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.062    prescaler_counter[10]
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.032    15.057    prescaler_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  6.995    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 prescaler_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 1.742ns (59.248%)  route 1.198ns (40.752%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  prescaler_counter_reg[2]/Q
                         net (fo=2, routed)           0.619     6.160    prescaler_counter_reg_n_0_[2]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  prescaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.817    prescaler_counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.140 r  prescaler_counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.579     7.719    data0[6]
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.306     8.025 r  prescaler_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.025    prescaler_counter[6]
    SLICE_X35Y45         FDCE                                         r  prescaler_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  prescaler_counter_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.029    15.054    prescaler_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 prescaler_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.704ns (24.151%)  route 2.211ns (75.849%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  prescaler_counter_reg[4]/Q
                         net (fo=2, routed)           0.866     6.407    prescaler_counter_reg_n_0_[4]
    SLICE_X35Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.531 r  prescaler_counter[15]_i_4/O
                         net (fo=16, routed)          1.345     7.876    prescaler_counter[15]_i_4_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.000 r  prescaler_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.000    prescaler_counter[7]
    SLICE_X33Y45         FDCE                                         r  prescaler_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  prescaler_counter_reg[7]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.029    15.040    prescaler_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 prescaler_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 1.770ns (61.346%)  route 1.115ns (38.654%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  prescaler_counter_reg[2]/Q
                         net (fo=2, routed)           0.619     6.160    prescaler_counter_reg_n_0_[2]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.817 r  prescaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.817    prescaler_counter_reg[4]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  prescaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    prescaler_counter_reg[8]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.173 r  prescaler_counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.496     7.670    data0[11]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.301     7.971 r  prescaler_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     7.971    prescaler_counter[11]
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.029    15.054    prescaler_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 prescaler_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 1.530ns (53.841%)  route 1.312ns (46.159%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  prescaler_counter_reg[2]/Q
                         net (fo=2, routed)           0.619     6.160    prescaler_counter_reg_n_0_[2]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.927 r  prescaler_counter_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.693     7.620    data0[4]
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.307     7.927 r  prescaler_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     7.927    prescaler_counter[4]
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[4]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.031    15.081    prescaler_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  7.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 prescaler_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  prescaler_counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.753    prescaler_counter_reg_n_0_[0]
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.042     1.795 r  prescaler_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    prescaler_counter[0]
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.105     1.550    prescaler_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_ms_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_ms_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_ms_reg/Q
                         net (fo=2, routed)           0.168     1.755    clk_ms_reg_n_0_BUFG_inst_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  clk_ms_i_1/O
                         net (fo=1, routed)           0.000     1.800    clk_ms_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  clk_ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_ms_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_ms_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 prescaler_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.231ns (50.619%)  route 0.225ns (49.381%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  prescaler_counter_reg[12]/Q
                         net (fo=2, routed)           0.114     1.700    prescaler_counter_reg_n_0_[12]
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.745 f  prescaler_counter[15]_i_3/O
                         net (fo=16, routed)          0.111     1.856    prescaler_counter[15]_i_3_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.901 r  prescaler_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.901    prescaler_counter[8]
    SLICE_X35Y45         FDCE                                         r  prescaler_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  prescaler_counter_reg[8]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.092     1.553    prescaler_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 prescaler_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.231ns (50.509%)  route 0.226ns (49.491%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  prescaler_counter_reg[12]/Q
                         net (fo=2, routed)           0.114     1.700    prescaler_counter_reg_n_0_[12]
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.745 f  prescaler_counter[15]_i_3/O
                         net (fo=16, routed)          0.112     1.857    prescaler_counter[15]_i_3_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.902 r  prescaler_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.902    prescaler_counter[6]
    SLICE_X35Y45         FDCE                                         r  prescaler_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  prescaler_counter_reg[6]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.091     1.552    prescaler_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 prescaler_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.099%)  route 0.281ns (54.901%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  prescaler_counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.753    prescaler_counter_reg_n_0_[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.798 r  prescaler_counter[15]_i_4/O
                         net (fo=16, routed)          0.114     1.912    prescaler_counter[15]_i_4_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.957 r  prescaler_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    prescaler_counter[2]
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.092     1.537    prescaler_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 prescaler_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.679%)  route 0.298ns (56.321%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  prescaler_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  prescaler_counter_reg[9]/Q
                         net (fo=2, routed)           0.121     1.709    prescaler_counter_reg_n_0_[9]
    SLICE_X33Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  prescaler_counter[15]_i_2/O
                         net (fo=16, routed)          0.176     1.930    prescaler_counter[15]_i_2_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.975 r  prescaler_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.975    prescaler_counter[12]
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[12]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.092     1.553    prescaler_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 prescaler_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.231ns (43.597%)  route 0.299ns (56.403%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  prescaler_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  prescaler_counter_reg[9]/Q
                         net (fo=2, routed)           0.121     1.709    prescaler_counter_reg_n_0_[9]
    SLICE_X33Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  prescaler_counter[15]_i_2/O
                         net (fo=16, routed)          0.177     1.931    prescaler_counter[15]_i_2_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.976 r  prescaler_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.976    prescaler_counter[11]
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[11]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.091     1.552    prescaler_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 prescaler_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.231ns (42.356%)  route 0.314ns (57.644%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  prescaler_counter_reg[12]/Q
                         net (fo=2, routed)           0.114     1.700    prescaler_counter_reg_n_0_[12]
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.745 f  prescaler_counter[15]_i_3/O
                         net (fo=16, routed)          0.200     1.946    prescaler_counter[15]_i_3_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.991 r  prescaler_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.991    prescaler_counter[13]
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[13]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.092     1.537    prescaler_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 prescaler_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.231ns (42.125%)  route 0.317ns (57.875%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  prescaler_counter_reg[12]/Q
                         net (fo=2, routed)           0.114     1.700    prescaler_counter_reg_n_0_[12]
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.745 f  prescaler_counter[15]_i_3/O
                         net (fo=16, routed)          0.203     1.949    prescaler_counter[15]_i_3_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.994 r  prescaler_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.994    prescaler_counter[10]
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.092     1.537    prescaler_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 prescaler_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.231ns (38.063%)  route 0.376ns (61.937%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  prescaler_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  prescaler_counter_reg[9]/Q
                         net (fo=2, routed)           0.121     1.709    prescaler_counter_reg_n_0_[9]
    SLICE_X33Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  prescaler_counter[15]_i_2/O
                         net (fo=16, routed)          0.254     2.008    prescaler_counter[15]_i_2_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.053 r  prescaler_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.053    prescaler_counter[7]
    SLICE_X33Y45         FDCE                                         r  prescaler_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  prescaler_counter_reg[7]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X33Y45         FDCE (Hold_fdce_C_D)         0.091     1.572    prescaler_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.481    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   clk_ms_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   prescaler_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   prescaler_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   prescaler_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   prescaler_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   prescaler_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   prescaler_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   prescaler_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   prescaler_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk_ms_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk_ms_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   prescaler_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   prescaler_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk_ms_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk_ms_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   prescaler_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   prescaler_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   prescaler_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TrafficLights_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.137ns  (logic 4.101ns (40.460%)  route 6.035ns (59.540%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE                         0.000     0.000 r  TrafficLights_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  TrafficLights_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           1.602     2.058    TrafficLights_FSM/state__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.124     2.182 r  TrafficLights_FSM/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.433     6.615    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.137 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.137    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.669ns  (logic 4.325ns (44.734%)  route 5.344ns (55.266%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE                         0.000     0.000 r  TrafficLights_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  TrafficLights_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           1.602     2.058    TrafficLights_FSM/state__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.150     2.208 r  TrafficLights_FSM/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.741     5.950    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.719     9.669 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.669    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 4.313ns (52.836%)  route 3.850ns (47.164%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE                         0.000     0.000 r  TrafficLights_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  TrafficLights_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.522     0.978    TrafficLights_FSM/state__0[1]
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.150     1.128 r  TrafficLights_FSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.328     4.456    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.163 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.163    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.123ns  (logic 4.081ns (50.240%)  route 4.042ns (49.760%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE                         0.000     0.000 r  TrafficLights_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  TrafficLights_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           1.155     1.611    TrafficLights_FSM/state__0[1]
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.124     1.735 r  TrafficLights_FSM/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.887     4.622    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.123 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.123    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            TrafficLights_FSM/counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.667ns  (logic 3.233ns (48.498%)  route 3.434ns (51.502%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.195     3.637    TrafficLights_FSM/btnC_IBUF
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.124     3.761 f  TrafficLights_FSM/FSM_sequential_state[0]_i_2/O
                         net (fo=34, routed)          0.840     4.600    TrafficLights_FSM/FSM_sequential_state[0]_i_2_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I3_O)        0.124     4.724 r  TrafficLights_FSM/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     5.122    TrafficLights_FSM/counter[0]_i_2_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.648 r  TrafficLights_FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.649    TrafficLights_FSM/counter_reg[0]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  TrafficLights_FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.763    TrafficLights_FSM/counter_reg[4]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  TrafficLights_FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    TrafficLights_FSM/counter_reg[8]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  TrafficLights_FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.991    TrafficLights_FSM/counter_reg[12]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  TrafficLights_FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    TrafficLights_FSM/counter_reg[16]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.219 r  TrafficLights_FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.219    TrafficLights_FSM/counter_reg[20]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.333 r  TrafficLights_FSM/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    TrafficLights_FSM/counter_reg[24]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.667 r  TrafficLights_FSM/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.667    TrafficLights_FSM/counter_reg[28]_i_1_n_6
    SLICE_X1Y56          FDCE                                         r  TrafficLights_FSM/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            TrafficLights_FSM/counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.646ns  (logic 3.212ns (48.336%)  route 3.434ns (51.664%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.195     3.637    TrafficLights_FSM/btnC_IBUF
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.124     3.761 f  TrafficLights_FSM/FSM_sequential_state[0]_i_2/O
                         net (fo=34, routed)          0.840     4.600    TrafficLights_FSM/FSM_sequential_state[0]_i_2_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I3_O)        0.124     4.724 r  TrafficLights_FSM/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     5.122    TrafficLights_FSM/counter[0]_i_2_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.648 r  TrafficLights_FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.649    TrafficLights_FSM/counter_reg[0]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  TrafficLights_FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.763    TrafficLights_FSM/counter_reg[4]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  TrafficLights_FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    TrafficLights_FSM/counter_reg[8]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  TrafficLights_FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.991    TrafficLights_FSM/counter_reg[12]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  TrafficLights_FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    TrafficLights_FSM/counter_reg[16]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.219 r  TrafficLights_FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.219    TrafficLights_FSM/counter_reg[20]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.333 r  TrafficLights_FSM/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    TrafficLights_FSM/counter_reg[24]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.646 r  TrafficLights_FSM/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.646    TrafficLights_FSM/counter_reg[28]_i_1_n_4
    SLICE_X1Y56          FDCE                                         r  TrafficLights_FSM/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            TrafficLights_FSM/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.138ns (47.754%)  route 3.434ns (52.246%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.195     3.637    TrafficLights_FSM/btnC_IBUF
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.124     3.761 f  TrafficLights_FSM/FSM_sequential_state[0]_i_2/O
                         net (fo=34, routed)          0.840     4.600    TrafficLights_FSM/FSM_sequential_state[0]_i_2_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I3_O)        0.124     4.724 r  TrafficLights_FSM/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     5.122    TrafficLights_FSM/counter[0]_i_2_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.648 r  TrafficLights_FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.649    TrafficLights_FSM/counter_reg[0]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  TrafficLights_FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.763    TrafficLights_FSM/counter_reg[4]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  TrafficLights_FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    TrafficLights_FSM/counter_reg[8]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  TrafficLights_FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.991    TrafficLights_FSM/counter_reg[12]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  TrafficLights_FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    TrafficLights_FSM/counter_reg[16]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.219 r  TrafficLights_FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.219    TrafficLights_FSM/counter_reg[20]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.333 r  TrafficLights_FSM/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    TrafficLights_FSM/counter_reg[24]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.572 r  TrafficLights_FSM/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.572    TrafficLights_FSM/counter_reg[28]_i_1_n_5
    SLICE_X1Y56          FDCE                                         r  TrafficLights_FSM/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            TrafficLights_FSM/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.556ns  (logic 3.122ns (47.626%)  route 3.434ns (52.374%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.195     3.637    TrafficLights_FSM/btnC_IBUF
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.124     3.761 f  TrafficLights_FSM/FSM_sequential_state[0]_i_2/O
                         net (fo=34, routed)          0.840     4.600    TrafficLights_FSM/FSM_sequential_state[0]_i_2_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I3_O)        0.124     4.724 r  TrafficLights_FSM/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     5.122    TrafficLights_FSM/counter[0]_i_2_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.648 r  TrafficLights_FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.649    TrafficLights_FSM/counter_reg[0]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  TrafficLights_FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.763    TrafficLights_FSM/counter_reg[4]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  TrafficLights_FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    TrafficLights_FSM/counter_reg[8]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  TrafficLights_FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.991    TrafficLights_FSM/counter_reg[12]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  TrafficLights_FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    TrafficLights_FSM/counter_reg[16]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.219 r  TrafficLights_FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.219    TrafficLights_FSM/counter_reg[20]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.333 r  TrafficLights_FSM/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.333    TrafficLights_FSM/counter_reg[24]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.556 r  TrafficLights_FSM/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.556    TrafficLights_FSM/counter_reg[28]_i_1_n_7
    SLICE_X1Y56          FDCE                                         r  TrafficLights_FSM/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            TrafficLights_FSM/counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 3.119ns (47.602%)  route 3.434ns (52.398%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.195     3.637    TrafficLights_FSM/btnC_IBUF
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.124     3.761 f  TrafficLights_FSM/FSM_sequential_state[0]_i_2/O
                         net (fo=34, routed)          0.840     4.600    TrafficLights_FSM/FSM_sequential_state[0]_i_2_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I3_O)        0.124     4.724 r  TrafficLights_FSM/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     5.122    TrafficLights_FSM/counter[0]_i_2_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.648 r  TrafficLights_FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.649    TrafficLights_FSM/counter_reg[0]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  TrafficLights_FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.763    TrafficLights_FSM/counter_reg[4]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  TrafficLights_FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    TrafficLights_FSM/counter_reg[8]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  TrafficLights_FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.991    TrafficLights_FSM/counter_reg[12]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  TrafficLights_FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    TrafficLights_FSM/counter_reg[16]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.219 r  TrafficLights_FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.219    TrafficLights_FSM/counter_reg[20]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.553 r  TrafficLights_FSM/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.553    TrafficLights_FSM/counter_reg[24]_i_1_n_6
    SLICE_X1Y55          FDCE                                         r  TrafficLights_FSM/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            TrafficLights_FSM/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 3.098ns (47.434%)  route 3.434ns (52.566%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.195     3.637    TrafficLights_FSM/btnC_IBUF
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.124     3.761 f  TrafficLights_FSM/FSM_sequential_state[0]_i_2/O
                         net (fo=34, routed)          0.840     4.600    TrafficLights_FSM/FSM_sequential_state[0]_i_2_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I3_O)        0.124     4.724 r  TrafficLights_FSM/counter[0]_i_2/O
                         net (fo=1, routed)           0.398     5.122    TrafficLights_FSM/counter[0]_i_2_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.648 r  TrafficLights_FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.649    TrafficLights_FSM/counter_reg[0]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  TrafficLights_FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.763    TrafficLights_FSM/counter_reg[4]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  TrafficLights_FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.877    TrafficLights_FSM/counter_reg[8]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  TrafficLights_FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.991    TrafficLights_FSM/counter_reg[12]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  TrafficLights_FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    TrafficLights_FSM/counter_reg[16]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.219 r  TrafficLights_FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.219    TrafficLights_FSM/counter_reg[20]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.532 r  TrafficLights_FSM/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.532    TrafficLights_FSM/counter_reg[24]_i_1_n_4
    SLICE_X1Y55          FDCE                                         r  TrafficLights_FSM/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TrafficLights_FSM/counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TrafficLights_FSM/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE                         0.000     0.000 r  TrafficLights_FSM/counter_reg[27]/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TrafficLights_FSM/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    TrafficLights_FSM/counter_reg[27]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.045     0.305 r  TrafficLights_FSM/counter[24]_i_2/O
                         net (fo=1, routed)           0.000     0.305    TrafficLights_FSM/counter[24]_i_2_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.368 r  TrafficLights_FSM/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    TrafficLights_FSM/counter_reg[24]_i_1_n_4
    SLICE_X1Y55          FDCE                                         r  TrafficLights_FSM/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TrafficLights_FSM/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE                         0.000     0.000 r  TrafficLights_FSM/FSM_sequential_state_reg[0]/C
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TrafficLights_FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.208     0.349    TrafficLights_FSM/state__0[0]
    SLICE_X0Y49          LUT6 (Prop_lut6_I5_O)        0.045     0.394 r  TrafficLights_FSM/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    TrafficLights_FSM/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y49          FDCE                                         r  TrafficLights_FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TrafficLights_FSM/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE                         0.000     0.000 r  TrafficLights_FSM/counter_reg[15]/C
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TrafficLights_FSM/counter_reg[15]/Q
                         net (fo=3, routed)           0.169     0.310    TrafficLights_FSM/counter_reg[15]
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  TrafficLights_FSM/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.355    TrafficLights_FSM/counter[12]_i_2_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  TrafficLights_FSM/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    TrafficLights_FSM/counter_reg[12]_i_1_n_4
    SLICE_X1Y52          FDCE                                         r  TrafficLights_FSM/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TrafficLights_FSM/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  TrafficLights_FSM/counter_reg[23]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TrafficLights_FSM/counter_reg[23]/Q
                         net (fo=2, routed)           0.169     0.310    TrafficLights_FSM/counter_reg[23]
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  TrafficLights_FSM/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     0.355    TrafficLights_FSM/counter[20]_i_2_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  TrafficLights_FSM/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    TrafficLights_FSM/counter_reg[20]_i_1_n_4
    SLICE_X1Y54          FDCE                                         r  TrafficLights_FSM/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TrafficLights_FSM/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE                         0.000     0.000 r  TrafficLights_FSM/counter_reg[3]/C
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TrafficLights_FSM/counter_reg[3]/Q
                         net (fo=2, routed)           0.169     0.310    TrafficLights_FSM/counter_reg[3]
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  TrafficLights_FSM/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.355    TrafficLights_FSM/counter[0]_i_3_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  TrafficLights_FSM/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    TrafficLights_FSM/counter_reg[0]_i_1_n_4
    SLICE_X1Y49          FDCE                                         r  TrafficLights_FSM/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TrafficLights_FSM/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE                         0.000     0.000 r  TrafficLights_FSM/counter_reg[11]/C
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TrafficLights_FSM/counter_reg[11]/Q
                         net (fo=3, routed)           0.170     0.311    TrafficLights_FSM/counter_reg[11]
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.045     0.356 r  TrafficLights_FSM/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.356    TrafficLights_FSM/counter[8]_i_2_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  TrafficLights_FSM/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    TrafficLights_FSM/counter_reg[8]_i_1_n_4
    SLICE_X1Y51          FDCE                                         r  TrafficLights_FSM/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TrafficLights_FSM/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE                         0.000     0.000 r  TrafficLights_FSM/counter_reg[19]/C
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TrafficLights_FSM/counter_reg[19]/Q
                         net (fo=3, routed)           0.170     0.311    TrafficLights_FSM/counter_reg[19]
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.356 r  TrafficLights_FSM/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.356    TrafficLights_FSM/counter[16]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  TrafficLights_FSM/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    TrafficLights_FSM/counter_reg[16]_i_1_n_4
    SLICE_X1Y53          FDCE                                         r  TrafficLights_FSM/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TrafficLights_FSM/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  TrafficLights_FSM/counter_reg[7]/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TrafficLights_FSM/counter_reg[7]/Q
                         net (fo=4, routed)           0.170     0.311    TrafficLights_FSM/counter_reg[7]
    SLICE_X1Y50          LUT6 (Prop_lut6_I0_O)        0.045     0.356 r  TrafficLights_FSM/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.356    TrafficLights_FSM/counter[4]_i_2_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  TrafficLights_FSM/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    TrafficLights_FSM/counter_reg[4]_i_1_n_4
    SLICE_X1Y50          FDCE                                         r  TrafficLights_FSM/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/counter_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TrafficLights_FSM/counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE                         0.000     0.000 r  TrafficLights_FSM/counter_reg[31]/C
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TrafficLights_FSM/counter_reg[31]/Q
                         net (fo=3, routed)           0.170     0.311    TrafficLights_FSM/counter_reg[31]
    SLICE_X1Y56          LUT6 (Prop_lut6_I0_O)        0.045     0.356 r  TrafficLights_FSM/counter[28]_i_2/O
                         net (fo=1, routed)           0.000     0.356    TrafficLights_FSM/counter[28]_i_2_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  TrafficLights_FSM/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    TrafficLights_FSM/counter_reg[28]_i_1_n_4
    SLICE_X1Y56          FDCE                                         r  TrafficLights_FSM/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TrafficLights_FSM/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TrafficLights_FSM/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  TrafficLights_FSM/counter_reg[20]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TrafficLights_FSM/counter_reg[20]/Q
                         net (fo=2, routed)           0.167     0.308    TrafficLights_FSM/counter_reg[20]
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.045     0.353 r  TrafficLights_FSM/counter[20]_i_5/O
                         net (fo=1, routed)           0.000     0.353    TrafficLights_FSM/counter[20]_i_5_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  TrafficLights_FSM/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.423    TrafficLights_FSM/counter_reg[20]_i_1_n_7
    SLICE_X1Y54          FDCE                                         r  TrafficLights_FSM/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_ms_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.139ns  (logic 1.578ns (30.704%)  route 3.561ns (69.296%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.561     5.015    btnU_IBUF
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124     5.139 r  clk_ms_i_1/O
                         net (fo=1, routed)           0.000     5.139    clk_ms_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  clk_ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445     4.786    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  clk_ms_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.057ns  (logic 1.454ns (28.745%)  route 3.604ns (71.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.604     5.057    btnU_IBUF
    SLICE_X35Y44         FDCE                                         f  prescaler_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.057ns  (logic 1.454ns (28.745%)  route 3.604ns (71.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.604     5.057    btnU_IBUF
    SLICE_X35Y44         FDCE                                         f  prescaler_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.057ns  (logic 1.454ns (28.745%)  route 3.604ns (71.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.604     5.057    btnU_IBUF
    SLICE_X35Y44         FDCE                                         f  prescaler_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.057ns  (logic 1.454ns (28.745%)  route 3.604ns (71.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.604     5.057    btnU_IBUF
    SLICE_X35Y44         FDCE                                         f  prescaler_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  prescaler_counter_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.454ns (28.865%)  route 3.583ns (71.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.583     5.037    btnU_IBUF
    SLICE_X33Y44         FDCE                                         f  prescaler_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445     4.786    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y44         FDCE                                         r  prescaler_counter_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.454ns (28.865%)  route 3.583ns (71.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.583     5.037    btnU_IBUF
    SLICE_X33Y44         FDCE                                         f  prescaler_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445     4.786    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y44         FDCE                                         r  prescaler_counter_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 1.454ns (28.946%)  route 3.569ns (71.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.569     5.022    btnU_IBUF
    SLICE_X35Y45         FDCE                                         f  prescaler_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  prescaler_counter_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 1.454ns (28.946%)  route 3.569ns (71.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.569     5.022    btnU_IBUF
    SLICE_X35Y45         FDCE                                         f  prescaler_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  prescaler_counter_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.454ns (29.689%)  route 3.443ns (70.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.443     4.897    btnU_IBUF
    SLICE_X33Y45         FDCE                                         f  prescaler_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445     4.786    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  prescaler_counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.222ns (13.391%)  route 1.435ns (86.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          1.435     1.657    btnU_IBUF
    SLICE_X35Y47         FDCE                                         f  prescaler_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  prescaler_counter_reg[14]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.222ns (13.391%)  route 1.435ns (86.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          1.435     1.657    btnU_IBUF
    SLICE_X35Y47         FDCE                                         f  prescaler_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  prescaler_counter_reg[15]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.222ns (13.391%)  route 1.435ns (86.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          1.435     1.657    btnU_IBUF
    SLICE_X35Y47         FDCE                                         f  prescaler_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  prescaler_counter_reg[9]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.222ns (12.947%)  route 1.492ns (87.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          1.492     1.714    btnU_IBUF
    SLICE_X33Y45         FDCE                                         f  prescaler_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  prescaler_counter_reg[7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.720ns  (logic 0.222ns (12.902%)  route 1.498ns (87.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          1.498     1.720    btnU_IBUF
    SLICE_X35Y46         FDCE                                         f  prescaler_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[10]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.720ns  (logic 0.222ns (12.902%)  route 1.498ns (87.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          1.498     1.720    btnU_IBUF
    SLICE_X35Y46         FDCE                                         f  prescaler_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[11]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.720ns  (logic 0.222ns (12.902%)  route 1.498ns (87.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          1.498     1.720    btnU_IBUF
    SLICE_X35Y46         FDCE                                         f  prescaler_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[12]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.720ns  (logic 0.222ns (12.902%)  route 1.498ns (87.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          1.498     1.720    btnU_IBUF
    SLICE_X35Y46         FDCE                                         f  prescaler_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  prescaler_counter_reg[13]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.222ns (12.559%)  route 1.545ns (87.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          1.545     1.767    btnU_IBUF
    SLICE_X33Y44         FDCE                                         f  prescaler_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y44         FDCE                                         r  prescaler_counter_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            prescaler_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.222ns (12.559%)  route 1.545ns (87.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          1.545     1.767    btnU_IBUF
    SLICE_X33Y44         FDCE                                         f  prescaler_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y44         FDCE                                         r  prescaler_counter_reg[3]/C





