
main.elf:     file format elf32-bigarm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001c3c  00010000  00010000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stack        00002000  00000000  00000000  00000074  2**0
                  ALLOC
  2 .comment      0000001b  00000000  00000000  00009c3c  2**0
                  CONTENTS, READONLY
  3 .debug_aranges 00000040  00000000  00000000  00009c58  2**3
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000026c  00000000  00000000  00009c98  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000952  00000000  00000000  00009f04  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000281  00000000  00000000  0000a856  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000003b3  00000000  00000000  0000aad7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000280  00000000  00000000  0000ae8c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000039a  00000000  00000000  0000b10c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000aa4  00000000  00000000  0000b4a6  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00010000 <_boot>:

// Runtime Interrupt Vectors
// -------------------------------------------------------------------
Vectors:
        b     _start                    // reset - _start
   10000:	ea000006 	b	10020 <_mainCRTStartup>
        b     .                         // undefined
   10004:	eafffffe 	b	10004 <_boot+0x4>
        b     .                         // SWI
   10008:	eafffffe 	b	10008 <_boot+0x8>
        b     .                         // program abort
   1000c:	eafffffe 	b	1000c <_boot+0xc>
        b     .                         // data abort
   10010:	eafffffe 	b	10010 <_boot+0x10>
        nop                             // reserved
   10014:	e1a00000 	nop			(mov r0,r0)
        b     .                     	// IRQ
   10018:	eafffffe 	b	10018 <_boot+0x18>
        b     .                         // FIQ
   1001c:	eafffffe 	b	1001c <_boot+0x1c>

00010020 <_mainCRTStartup>:

        .size _boot, . - _boot
        .endfunc


// Setup the operating mode & stack.
// -------------------------------------------------------------------
        .global _start, start, _mainCRTStartup
        .func   _start

_start:
start:
_mainCRTStartup:

// Who am I? Where am I going?

// - Set stack location for system mode with interrupts disabled
// -------------------------------------------------------------------
        ldr   r0,=_stack                    // Calc stack base
   10020:	e59f0040 	ldr	r0, [pc, #64]	; 10068 <.text+0x68>
		mrs   r1,CPSR
   10024:	e10f1000 	mrs	r1, CPSR
		bic   r1,r1,#0x7F
   10028:	e3c1107f 	bic	r1, r1, #127	; 0x7f
        orr   r1,r1,#MODE_SYS|IRQ_BIT|FIQ_BIT  // Change to System Mode
   1002c:	e38110df 	orr	r1, r1, #223	; 0xdf
        msr   CPSR,r1
   10030:	e129f001 	msr	CPSR_fc, r1
        mov   sp,r0                         // Store stack base
   10034:	e1a0d000 	mov	sp, r0


// Call main program: main(0)
// -------------------------------------------------------------------
        mov   r0,#0                     // no arguments (argc = 0)
   10038:	e3a00000 	mov	r0, #0	; 0x0
        mov   r1,r0
   1003c:	e1a01000 	mov	r1, r0
        mov   r2,r0
   10040:	e1a02000 	mov	r2, r0
        mov   fp,r0                     // null frame pointer
   10044:	e1a0b000 	mov	fp, r0
        mov   r7,r0                     // null frame pointer for thumb
   10048:	e1a07000 	mov	r7, r0
        ldr   r10,=main
   1004c:	e59fa018 	ldr	sl, [pc, #24]	; 1006c <.text+0x6c>
        mov   lr,pc
   10050:	e1a0e00f 	mov	lr, pc
        mov   pc, r10                   // enter main()
   10054:	e1a0f00a 	mov	pc, sl

00010058 <_jump_to_program>:

        .size   _start, . - _start
        .endfunc

/*		.globl _jump_to_program */
	.global _jump_to_program
	.func   _jump_to_program
_jump_to_program:
 
        @ ----------------------------------------------
        @ jump to start of program in svc mode with interrupts disabled
        @ ----------------------------------------------
        mov     r4, r0
   10058:	e1a04000 	mov	r4, r0
      @  orr     r4, #0x0c000003
        mov     r0, #0  
   1005c:	e3a00000 	mov	r0, #0	; 0x0
        mov     pc, r4
   10060:	e1a0f004 	mov	pc, r4

00010064 <_reset>:
    .endfunc
				
		
		
        .global _reset, reset, exit, abort
        .func   _reset
_reset:
reset:
exit:
abort:

        b     .                         // loop until reset
   10064:	eafffffe 	b	10064 <_reset>
   10068:	00002000 	andeq	r2, r0, r0
   1006c:	0001084c 	andeq	r0, r1, ip, asr #16

00010070 <io_read_gpio0_pin>:
{
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

		unsigned long temp = GPIO0_IN & (1<<pin);
   10070:	e3e03a0f 	mvn	r3, #61440	; 0xf000
   10074:	e5131ffb 	ldr	r1, [r3, #-4091]
   10078:	e20020ff 	and	r2, r0, #255	; 0xff
	
//	set_cmsr(_cmsr);
	return temp;
}
   1007c:	e3a00001 	mov	r0, #1	; 0x1
   10080:	e0010210 	and	r0, r1, r0, lsl r2
   10084:	e1a0f00e 	mov	pc, lr

00010088 <io_read_gpio0_port>:

// ******************************************************************************
// Read general purpose IO port
   unsigned long io_read_gpio0_port(void)
// ******************************************************************************
{
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

		unsigned long temp = GPIO0_IN;
   10088:	e3e03a0f 	mvn	r3, #61440	; 0xf000
   1008c:	e5130ffb 	ldr	r0, [r3, #-4091]

//	set_cmsr(_cmsr);
	return temp;
}
   10090:	e1a0f00e 	mov	pc, lr

00010094 <io_set_gpio0_pin>:

// ******************************************************************************
// Set general purpose IO port
   void io_set_gpio0_pin(unsigned char pin)
// ******************************************************************************
{
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

		GPIO0_OUT = GPIO0_OUT | (1<<pin);
   10094:	e3e01a0f 	mvn	r1, #61440	; 0xf000
   10098:	e5113fff 	ldr	r3, [r1, #-4095]
   1009c:	e20000ff 	and	r0, r0, #255	; 0xff
   100a0:	e3a02001 	mov	r2, #1	; 0x1
   100a4:	e1833012 	orr	r3, r3, r2, lsl r0
   100a8:	e5013fff 	str	r3, [r1, #-4095]

//	set_cmsr(_cmsr);
}
   100ac:	e1a0f00e 	mov	pc, lr

000100b0 <io_clr_gpio0_pin>:

// ******************************************************************************
// Clear general purpose IO port
   void io_clr_gpio0_pin(unsigned char pin)
// ******************************************************************************
{
   100b0:	e20000ff 	and	r0, r0, #255	; 0xff
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

		GPIO0_OUT = GPIO0_OUT & ~(1<<pin);
   100b4:	e3a02001 	mov	r2, #1	; 0x1
   100b8:	e1a02012 	mov	r2, r2, lsl r0
   100bc:	e3e01a0f 	mvn	r1, #61440	; 0xf000
   100c0:	e5113fff 	ldr	r3, [r1, #-4095]
   100c4:	e1e02002 	mvn	r2, r2
   100c8:	e0033002 	and	r3, r3, r2
   100cc:	e5013fff 	str	r3, [r1, #-4095]

//	set_cmsr(_cmsr);
}
   100d0:	e1a0f00e 	mov	pc, lr

000100d4 <io_toggle_gpio0_pin>:
// ******************************************************************************
// Set general purpose IO port
   void io_toggle_gpio0_pin(unsigned char pin)
// ******************************************************************************
{
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

		GPIO0_OUT = GPIO0_OUT ^ (1<<pin);
   100d4:	e3e01a0f 	mvn	r1, #61440	; 0xf000
   100d8:	e5113fff 	ldr	r3, [r1, #-4095]
   100dc:	e20000ff 	and	r0, r0, #255	; 0xff
   100e0:	e3a02001 	mov	r2, #1	; 0x1
   100e4:	e0233012 	eor	r3, r3, r2, lsl r0
   100e8:	e5013fff 	str	r3, [r1, #-4095]

//	set_cmsr(_cmsr);
}
   100ec:	e1a0f00e 	mov	pc, lr

000100f0 <io_set_gpio0_port>:

// ******************************************************************************
// Clear general purpose IO port
   void io_set_gpio0_port(unsigned long value)
// ******************************************************************************
{
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

		GPIO0_OUT = value;
   100f0:	e3e03a0f 	mvn	r3, #61440	; 0xf000
   100f4:	e5030fff 	str	r0, [r3, #-4095]

//	set_cmsr(_cmsr);
}
   100f8:	e1a0f00e 	mov	pc, lr

000100fc <io_set_pwm>:



// ###########################################################################################################################
// Pulse-Width-Modulation Controller
// ###########################################################################################################################

// ******************************************************************************
// Set pwm value
   void io_set_pwm(unsigned char port, unsigned char data)
// ******************************************************************************
{
   100fc:	e20000ff 	and	r0, r0, #255	; 0xff
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

	unsigned long temp = 0;

	// value adjustment
	if(port > 7)
   10100:	e3500007 	cmp	r0, #7	; 0x7
   10104:	e92d4010 	stmdb	sp!, {r4, lr}
   10108:	e3a0c000 	mov	ip, #0	; 0x0
   1010c:	e3e0e0ff 	mvn	lr, #255	; 0xff
   10110:	e20110ff 	and	r1, r1, #255	; 0xff
   10114:	8a000011 	bhi	10160 <io_set_pwm+0x64>
		port = 0;

	if(port < 4){
		temp = PWM0_CONF0; // get working copy
		temp = temp & ~(0xFF << (port*8)); // clear old value
		temp = temp | (unsigned long)(data << (port*8)); // insert new value
		PWM0_CONF0 = temp;
	}
	else{
		port = port-4;
		temp = PWM0_CONF1; // get working copy
		temp = temp & ~(0xFF << (port*8)); // clear old value
   10118:	e2403004 	sub	r3, r0, #4	; 0x4
   1011c:	e20330ff 	and	r3, r3, #255	; 0xff
   10120:	e3500003 	cmp	r0, #3	; 0x3
   10124:	e1a0e183 	mov	lr, r3, lsl #3
   10128:	e3e04a0f 	mvn	r4, #61440	; 0xf000
   1012c:	e1a0c180 	mov	ip, r0, lsl #3
   10130:	9a000007 	bls	10154 <io_set_pwm+0x58>
   10134:	e3a030ff 	mov	r3, #255	; 0xff
   10138:	e1a03e13 	mov	r3, r3, lsl lr
   1013c:	e5142f8b 	ldr	r2, [r4, #-3979]
   10140:	e1e03003 	mvn	r3, r3
   10144:	e0022003 	and	r2, r2, r3
		temp = temp | (unsigned long)(data << (port*8)); // insert new value
   10148:	e1822e11 	orr	r2, r2, r1, lsl lr
		PWM0_CONF1 = temp;
   1014c:	e5042f8b 	str	r2, [r4, #-3979]
   10150:	e8bd8010 	ldmia	sp!, {r4, pc}
   10154:	e3a030ff 	mov	r3, #255	; 0xff
   10158:	e1a03c13 	mov	r3, r3, lsl ip
   1015c:	e1e0e003 	mvn	lr, r3
   10160:	e3e02a0f 	mvn	r2, #61440	; 0xf000
   10164:	e5123f8f 	ldr	r3, [r2, #-3983]
   10168:	e003300e 	and	r3, r3, lr
   1016c:	e1833c11 	orr	r3, r3, r1, lsl ip
   10170:	e5023f8f 	str	r3, [r2, #-3983]
   10174:	e8bd8010 	ldmia	sp!, {r4, pc}

00010178 <io_get_pwm>:
	}
//	set_cmsr(_cmsr);
}

// ******************************************************************************
// Set pwm value
   unsigned char io_get_pwm(unsigned char port)
// ******************************************************************************
{
   10178:	e20000ff 	and	r0, r0, #255	; 0xff
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

	unsigned long temp = 0;

	// value adjustment
	if(port > 7)
   1017c:	e3500007 	cmp	r0, #7	; 0x7
   10180:	e3a02000 	mov	r2, #0	; 0x0
   10184:	8a00000a 	bhi	101b4 <io_get_pwm+0x3c>
		port = 0;

	if(port < 4)
		temp = PWM0_CONF0; // get config register
	else{
		port = port-4;
		temp = PWM0_CONF1; // get config register
   10188:	e2403004 	sub	r3, r0, #4	; 0x4
   1018c:	e3500003 	cmp	r0, #3	; 0x3
   10190:	e20320ff 	and	r2, r3, #255	; 0xff
   10194:	9a000005 	bls	101b0 <io_get_pwm+0x38>
   10198:	e3e03a0f 	mvn	r3, #61440	; 0xf000
   1019c:	e5130f8b 	ldr	r0, [r3, #-3979]
   101a0:	e1a02182 	mov	r2, r2, lsl #3
   101a4:	e1a00230 	mov	r0, r0, lsr r2
   101a8:	e20000ff 	and	r0, r0, #255	; 0xff
	}

	temp = temp >> (port*8); // only keep designated byte

//	set_cmsr(_cmsr);
	return (unsigned char)temp;
}
   101ac:	e1a0f00e 	mov	pc, lr
   101b0:	e1a02180 	mov	r2, r0, lsl #3
   101b4:	e3e03a0f 	mvn	r3, #61440	; 0xf000
   101b8:	e5130f8f 	ldr	r0, [r3, #-3983]
   101bc:	e1a00230 	mov	r0, r0, lsr r2
   101c0:	e20000ff 	and	r0, r0, #255	; 0xff
   101c4:	e1a0f00e 	mov	pc, lr

000101c8 <io_uart0_read_byte>:



// ###########################################################################################################################
// General Purpose UART "miniUART" (UART_0)
// ###########################################################################################################################

// ******************************************************************************
// Read one byte via UART 0
   int io_uart0_read_byte(void)
// ******************************************************************************
{
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

	int temp;
	if ((UART0_SREG & (1<<CUART_RXD)) != 0) // byte available?
   101c8:	e3e02a0f 	mvn	r2, #61440	; 0xf000
   101cc:	e5123efb 	ldr	r3, [r2, #-3835]
   101d0:	e3130002 	tst	r3, #2	; 0x2
   101d4:	e3e00000 	mvn	r0, #0	; 0x0
		temp = UART0_DATA;
   101d8:	15120eff 	ldrne	r0, [r2, #-3839]
	else
		temp = -1;

//	set_cmsr(_cmsr);
	return temp;
}
   101dc:	e1a0f00e 	mov	pc, lr

000101e0 <io_uart0_send_byte>:

// ******************************************************************************
// Write one byte via UART 0
   int io_uart0_send_byte(int ch)
// ******************************************************************************
{
   101e0:	e3e02a0f 	mvn	r2, #61440	; 0xf000
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

	while((UART0_SREG & (1<<CUART_TXB)) == 0); // uart busy?
   101e4:	e5123efb 	ldr	r3, [r2, #-3835]
   101e8:	e3130001 	tst	r3, #1	; 0x1
   101ec:	0afffffc 	beq	101e4 <io_uart0_send_byte+0x4>
	UART0_DATA = (ch & 0x000000FF);
   101f0:	e20030ff 	and	r3, r0, #255	; 0xff
   101f4:	e5023eff 	str	r3, [r2, #-3839]

//	set_cmsr(_cmsr);
	return ch;
}
   101f8:	e1a0f00e 	mov	pc, lr

000101fc <io_spi0_config>:



// ###########################################################################################################################
// Serial Peripherial Interface (SPI_CONTROLLER_0)
// ###########################################################################################################################

// ******************************************************************************
// Configure SPI 0
   void io_spi0_config(unsigned char auto_cs, unsigned long data_size)
// ******************************************************************************
{
   101fc:	e20000ff 	and	r0, r0, #255	; 0xff
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));
	// devices update their serial input on a rising edge of sclk,
	// so we need to update the mosi output of the core before
	// -> at the falling edge of sclk = set SPI_TX_NEG
	if(auto_cs == 1)
   10200:	e3500001 	cmp	r0, #1	; 0x1
		SPI0_CONF = (1<<SPI_ACS) | (1<<SPI_TX_NEG) | data_size; // auto assert cs
	else
		SPI0_CONF = (0<<SPI_ACS) | (1<<SPI_TX_NEG) | data_size; // manual assert cs
   10204:	e3812b01 	orr	r2, r1, #1024	; 0x400
   10208:	03e03a0f 	mvneq	r3, #61440	; 0xf000
   1020c:	e3811b09 	orr	r1, r1, #9216	; 0x2400
   10210:	13e03a0f 	mvnne	r3, #61440	; 0xf000
   10214:	05031cff 	streq	r1, [r3, #-3327]
   10218:	15032cff 	strne	r2, [r3, #-3327]
   1021c:	e1a0f00e 	mov	pc, lr

00010220 <io_spi0_speed>:
//	set_cmsr(_cmsr);
}

// ******************************************************************************
// Configure SPI 0 CLK frequency -> (sys_clk/(spi_clk*2))-1
   void io_spi0_speed(unsigned long clk_divider)
// ******************************************************************************
{
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

		SPI0_PRSC = clk_divider; // (sys_clk/(spi_clk*2))-1;
   10220:	e3e03a0f 	mvn	r3, #61440	; 0xf000
   10224:	e5030cfb 	str	r0, [r3, #-3323]

//	set_cmsr(_cmsr);
}
   10228:	e1a0f00e 	mov	pc, lr

0001022c <io_spi0_trans>:

// ******************************************************************************
// Sends/receives max 32 bits via SPI, CS and config must be done outside
   unsigned long io_spi0_trans(unsigned long data)
// ******************************************************************************
{
   1022c:	e3e02a0f 	mvn	r2, #61440	; 0xf000
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

	// spi transmission
	while((SPI0_CONF & (1<<SPI_BUSY)) != 0); // wait for prev tx to finish
   10230:	e5123cff 	ldr	r3, [r2, #-3327]
   10234:	e3130c01 	tst	r3, #256	; 0x100
   10238:	1afffffc 	bne	10230 <io_spi0_trans+0x4>
	SPI0_DAT0 = data;
   1023c:	e5020cef 	str	r0, [r2, #-3311]
	SPI0_CONF = SPI0_CONF | (1<<SPI_BUSY); // start transmitter
   10240:	e5123cff 	ldr	r3, [r2, #-3327]
   10244:	e3833c01 	orr	r3, r3, #256	; 0x100
   10248:	e5023cff 	str	r3, [r2, #-3327]
   1024c:	e3e02a0f 	mvn	r2, #61440	; 0xf000
	while((SPI0_CONF & (1<<SPI_BUSY)) != 0); // wait for rx to finish
   10250:	e5123cff 	ldr	r3, [r2, #-3327]
   10254:	e3130c01 	tst	r3, #256	; 0x100
   10258:	1afffffc 	bne	10250 <io_spi0_trans+0x24>
	unsigned long temp = SPI0_DAT0;
   1025c:	e5120cef 	ldr	r0, [r2, #-3311]

//	set_cmsr(_cmsr);
	return temp;
}
   10260:	e1a0f00e 	mov	pc, lr

00010264 <io_spi0_enable>:

// ******************************************************************************
// Controls the CS of SPI0, enables a connected CS (turns it LOW)
   void io_spi0_enable(unsigned char device)
// ******************************************************************************
{
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

		SPI0_SCSR = SPI0_SCSR | (1<<device);
   10264:	e3e01a0f 	mvn	r1, #61440	; 0xf000
   10268:	e5113cf7 	ldr	r3, [r1, #-3319]
   1026c:	e20000ff 	and	r0, r0, #255	; 0xff
   10270:	e3a02001 	mov	r2, #1	; 0x1
   10274:	e1833012 	orr	r3, r3, r2, lsl r0
   10278:	e5013cf7 	str	r3, [r1, #-3319]

//	set_cmsr(_cmsr);
}
   1027c:	e1a0f00e 	mov	pc, lr

00010280 <io_spi0_disable>:

// ******************************************************************************
// Controls the CS of SPI0, disables a connected CS (turns it HIGH)
   void io_spi0_disable(unsigned char device)
// ******************************************************************************
{
   10280:	e20000ff 	and	r0, r0, #255	; 0xff
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

		SPI0_SCSR = SPI0_SCSR & ~(1<<device);
   10284:	e3a02001 	mov	r2, #1	; 0x1
   10288:	e1a02012 	mov	r2, r2, lsl r0
   1028c:	e3e01a0f 	mvn	r1, #61440	; 0xf000
   10290:	e5113cf7 	ldr	r3, [r1, #-3319]
   10294:	e1e02002 	mvn	r2, r2
   10298:	e0033002 	and	r3, r3, r2
   1029c:	e5013cf7 	str	r3, [r1, #-3319]

//	set_cmsr(_cmsr);
}
   102a0:	e1a0f00e 	mov	pc, lr

000102a4 <io_i2c0_speed>:




// ###########################################################################################################################
// Inter Intergrated Circuit Interface (I²C_CONTROLLER_0)
// ###########################################################################################################################

// ******************************************************************************
// Configure SPI 0 CLK frequency -> (sys_clk/(5*i2c_clock)-1
   void io_i2c0_speed(unsigned long clk_divider)
// ******************************************************************************
{
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));
		I2C0_CTRL = I2C0_CTRL & ~(1<<I2C_EN); // disable i2c core
   102a4:	e3e02a0f 	mvn	r2, #61440	; 0xf000
   102a8:	e5123be7 	ldr	r3, [r2, #-3047]
		I2C0_PRLO = clk_divider;
		I2C0_PRHI = clk_divider >> 8;
   102ac:	e1a01420 	mov	r1, r0, lsr #8
   102b0:	e3c33080 	bic	r3, r3, #128	; 0x80
   102b4:	e5023be7 	str	r3, [r2, #-3047]
   102b8:	e5020bef 	str	r0, [r2, #-3055]
   102bc:	e5021beb 	str	r1, [r2, #-3051]
		I2C0_CTRL = I2C0_CTRL | (1<<I2C_EN); // enable i2c core
   102c0:	e5123be7 	ldr	r3, [r2, #-3047]
   102c4:	e3833080 	orr	r3, r3, #128	; 0x80
   102c8:	e5023be7 	str	r3, [r2, #-3047]
//	set_cmsr(_cmsr);
}
   102cc:	e1a0f00e 	mov	pc, lr

000102d0 <io_i2c0_byte_transfer>:

// ******************************************************************************
// Read/write byte from/to I²C slave, max 2 address bytes
   int io_i2c0_byte_transfer(unsigned char rw,        // 'r' read / 'w' write cycle
                             unsigned char id,        // device ID
							 unsigned long data_adr,  // data address
							 unsigned char adr_bytes, // number of adr bytes
							 unsigned char data)      // data byte
// ******************************************************************************
{
   102d0:	e92d4030 	stmdb	sp!, {r4, r5, lr}
//	unsigned long _cmsr = get_cmsr();
//	set_cmsr(_cmsr  | (1<<CMSR_IRQ) | (1<<CMSR_FIQ));

	// transfer slave identification address
	I2C0_DATA = id & 0xFE;                  // device id and write
	I2C0_CMD = (1<<I2C_STA) | (1<<I2C_WR);  // start condition and write cycle
   102d4:	e3a0c090 	mov	ip, #144	; 0x90
   102d8:	e20140fe 	and	r4, r1, #254	; 0xfe
   102dc:	e3e0ea0f 	mvn	lr, #61440	; 0xf000
   102e0:	e5dd500f 	ldrb	r5, [sp, #15]
   102e4:	e20000ff 	and	r0, r0, #255	; 0xff
   102e8:	e50e4be3 	str	r4, [lr, #-3043]
   102ec:	e20110ff 	and	r1, r1, #255	; 0xff
   102f0:	e50ecbff 	str	ip, [lr, #-3071]
   102f4:	e1a04002 	mov	r4, r2
   102f8:	e203c0ff 	and	ip, r3, #255	; 0xff
	while((I2C0_STAT & (1<<I2C_TIP)) != 0); // wait for transfer to finish
   102fc:	e51e3bff 	ldr	r3, [lr, #-3071]
   10300:	e3130002 	tst	r3, #2	; 0x2
   10304:	1afffffc 	bne	102fc <io_i2c0_byte_transfer+0x2c>
	if((I2C0_STAT & (1<<I2C_RXACK)) != 0){  // ack received?
   10308:	e51e3bff 	ldr	r3, [lr, #-3071]
   1030c:	e3130080 	tst	r3, #128	; 0x80
   10310:	13e00000 	mvnne	r0, #0	; 0x0
   10314:	18bd8030 	ldmneia	sp!, {r4, r5, pc}
//		set_cmsr(_cmsr);
		return -1;
	}

	// transfer data address
	while(adr_bytes != 0){
   10318:	e35c0000 	cmp	ip, #0	; 0x0
   1031c:	0a000012 	beq	1036c <io_i2c0_byte_transfer+0x9c>
		adr_bytes--;
   10320:	e24c3001 	sub	r3, ip, #1	; 0x1
   10324:	e203c0ff 	and	ip, r3, #255	; 0xff
		if(adr_bytes == 1)
   10328:	e35c0001 	cmp	ip, #1	; 0x1
			I2C0_DATA = data_adr >> 8;          // high byte
   1032c:	01a02424 	moveq	r2, r4, lsr #8
   10330:	03e03a0f 	mvneq	r3, #61440	; 0xf000
		else
			I2C0_DATA = data_adr;               // low byte
   10334:	13e03a0f 	mvnne	r3, #61440	; 0xf000
   10338:	05032be3 	streq	r2, [r3, #-3043]
   1033c:	15034be3 	strne	r4, [r3, #-3043]
		I2C0_CMD = (1<<I2C_WR);                 // write cycle
   10340:	e3e02a0f 	mvn	r2, #61440	; 0xf000
   10344:	e3a03010 	mov	r3, #16	; 0x10
   10348:	e5023bff 	str	r3, [r2, #-3071]
		while((I2C0_STAT & (1<<I2C_TIP)) != 0); // wait for transfer to finish
   1034c:	e5123bff 	ldr	r3, [r2, #-3071]
   10350:	e3130002 	tst	r3, #2	; 0x2
   10354:	1afffffc 	bne	1034c <io_i2c0_byte_transfer+0x7c>
		if((I2C0_STAT & (1<<I2C_RXACK)) != 0){  // ack received?
   10358:	e5123bff 	ldr	r3, [r2, #-3071]
   1035c:	e3130080 	tst	r3, #128	; 0x80
   10360:	0affffec 	beq	10318 <io_i2c0_byte_transfer+0x48>
   10364:	e3e00001 	mvn	r0, #1	; 0x1
   10368:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
//			set_cmsr(_cmsr);
			return -2;
		}
	}

	if(rw == 'w'){
   1036c:	e3500077 	cmp	r0, #119	; 0x77
   10370:	1a00000c 	bne	103a8 <io_i2c0_byte_transfer+0xd8>
		// write adressed byte
		I2C0_DATA = data;                       // send data
   10374:	e3e03a0f 	mvn	r3, #61440	; 0xf000
		I2C0_CMD = (1<<I2C_STO) | (1<<I2C_WR);  // stop condition and write cycle
   10378:	e3a02050 	mov	r2, #80	; 0x50
   1037c:	e5035be3 	str	r5, [r3, #-3043]
   10380:	e5032bff 	str	r2, [r3, #-3071]
   10384:	e1a02003 	mov	r2, r3
		while((I2C0_STAT & (1<<I2C_TIP)) != 0); // wait for transfer to finish
   10388:	e5123bff 	ldr	r3, [r2, #-3071]
   1038c:	e3130002 	tst	r3, #2	; 0x2
   10390:	1afffffc 	bne	10388 <io_i2c0_byte_transfer+0xb8>
		if((I2C0_STAT & (1<<I2C_RXACK)) != 0){  // ack received?
   10394:	e5123bff 	ldr	r3, [r2, #-3071]
   10398:	e2130080 	ands	r0, r3, #128	; 0x80
   1039c:	08bd8030 	ldmeqia	sp!, {r4, r5, pc}
//			set_cmsr(_cmsr);
			return -3;
		}
		else{
//			set_cmsr(_cmsr);
			return 0;
		}
	}

	if(rw == 'r'){
		// re-send control byte - this time with read-bit
		I2C0_DATA = id | 0x01;                  // device id and READ
		I2C0_CMD = (1<<I2C_STA) | (1<<I2C_WR);  // start condition and write cycle
		while((I2C0_STAT & (1<<I2C_TIP)) != 0); // wait for transfer to finish
		if((I2C0_STAT & (1<<I2C_RXACK)) != 0){  // ack received?
//			set_cmsr(_cmsr);
			return -3;
		}
		// read adressed byte
		I2C0_CMD = (1<<I2C_STO) | (1<<I2C_RD) | (1<<I2C_ACK);
		while((I2C0_STAT & (1<<I2C_TIP)) != 0); // wait for transfer to finish
		return I2C0_DATA;
   103a0:	e3e00002 	mvn	r0, #2	; 0x2
	}

//	set_cmsr(_cmsr);
	return -4;
}
   103a4:	e8bd8030 	ldmia	sp!, {r4, r5, pc}
   103a8:	e3500072 	cmp	r0, #114	; 0x72
   103ac:	13e00003 	mvnne	r0, #3	; 0x3
   103b0:	18bd8030 	ldmneia	sp!, {r4, r5, pc}
   103b4:	e3813001 	orr	r3, r1, #1	; 0x1
   103b8:	e3e02a0f 	mvn	r2, #61440	; 0xf000
   103bc:	e3a01090 	mov	r1, #144	; 0x90
   103c0:	e5023be3 	str	r3, [r2, #-3043]
   103c4:	e5021bff 	str	r1, [r2, #-3071]
   103c8:	e5123bff 	ldr	r3, [r2, #-3071]
   103cc:	e3130002 	tst	r3, #2	; 0x2
   103d0:	1afffffc 	bne	103c8 <io_i2c0_byte_transfer+0xf8>
   103d4:	e5123bff 	ldr	r3, [r2, #-3071]
   103d8:	e3130080 	tst	r3, #128	; 0x80
   103dc:	1affffef 	bne	103a0 <io_i2c0_byte_transfer+0xd0>
   103e0:	e3a03068 	mov	r3, #104	; 0x68
   103e4:	e5023bff 	str	r3, [r2, #-3071]
   103e8:	e3e00a0f 	mvn	r0, #61440	; 0xf000
   103ec:	e5103bff 	ldr	r3, [r0, #-3071]
   103f0:	e3130002 	tst	r3, #2	; 0x2
   103f4:	1afffffc 	bne	103ec <io_i2c0_byte_transfer+0x11c>
   103f8:	e5100be3 	ldr	r0, [r0, #-3043]
   103fc:	e8bd8030 	ldmia	sp!, {r4, r5, pc}

00010400 <get_syscpreg>:




// ###########################################################################################################################
// System
// ###########################################################################################################################

// ******************************************************************************
// read system coprocessor register x
   unsigned long get_syscpreg(unsigned char index)
// ******************************************************************************
{
   10400:	e20000ff 	and	r0, r0, #255	; 0xff
	unsigned long _cp_val;
	switch(index){
   10404:	e350000f 	cmp	r0, #15	; 0xf
   10408:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
   1040c:	ea00000f 	b	10450 <.text+0x450>
   10410:	000104d0 	ldreqd	r0, [r1], -r0
   10414:	000104c8 	andeq	r0, r1, r8, asr #9
   10418:	000104c0 	andeq	r0, r1, r0, asr #9
   1041c:	000104b8 	streqh	r0, [r1], -r8
   10420:	000104b0 	streqh	r0, [r1], -r0
   10424:	000104a8 	andeq	r0, r1, r8, lsr #9
   10428:	000104a0 	andeq	r0, r1, r0, lsr #9
   1042c:	00010498 	muleq	r1, r8, r4
   10430:	00010490 	muleq	r1, r0, r4
   10434:	00010488 	andeq	r0, r1, r8, lsl #9
   10438:	00010480 	andeq	r0, r1, r0, lsl #9
   1043c:	00010478 	andeq	r0, r1, r8, ror r4
   10440:	00010470 	andeq	r0, r1, r0, ror r4
   10444:	00010468 	andeq	r0, r1, r8, ror #8
   10448:	00010460 	andeq	r0, r1, r0, ror #8
   1044c:	00010458 	andeq	r0, r1, r8, asr r4
   10450:	e3a00000 	mov	r0, #0	; 0x0
   10454:	e1a0f00e 	mov	pc, lr
		case ID_REG_0:   asm volatile ("mrc p15,0,%0, c0, c0" : "=r" (_cp_val) : /* no inputs */  ); break;
		case ID_REG_1:   asm volatile ("mrc p15,0,%0, c1, c1" : "=r" (_cp_val) : /* no inputs */  ); break;
		case ID_REG_2:   asm volatile ("mrc p15,0,%0, c2, c2" : "=r" (_cp_val) : /* no inputs */  ); break;
		case 3:          asm volatile ("mrc p15,0,%0, c3, c3" : "=r" (_cp_val) : /* no inputs */  ); break;
		case 4:          asm volatile ("mrc p15,0,%0, c4, c4" : "=r" (_cp_val) : /* no inputs */  ); break;
		case 5:          asm volatile ("mrc p15,0,%0, c5, c5" : "=r" (_cp_val) : /* no inputs */  ); break;
		case SYS_CTRL_0: asm volatile ("mrc p15,0,%0, c6, c6" : "=r" (_cp_val) : /* no inputs */  ); break;
		case 7:          asm volatile ("mrc p15,0,%0, c7, c7" : "=r" (_cp_val) : /* no inputs */  ); break;
		case CSTAT:      asm volatile ("mrc p15,0,%0, c8, c8" : "=r" (_cp_val) : /* no inputs */  ); break;
		case ADR_FB:     asm volatile ("mrc p15,0,%0, c9, c9" : "=r" (_cp_val) : /* no inputs */  ); break;
		case 10:         asm volatile ("mrc p15,0,%0,c10,c10" : "=r" (_cp_val) : /* no inputs */  ); break;
		case LFSR_POLY:  asm volatile ("mrc p15,0,%0,c11,c11" : "=r" (_cp_val) : /* no inputs */  ); break;
		case LFSR_DATA:  asm volatile ("mrc p15,0,%0,c12,c12" : "=r" (_cp_val) : /* no inputs */  ); break;
		case SYS_IO:     asm volatile ("mrc p15,0,%0,c13,c13" : "=r" (_cp_val) : /* no inputs */  ); break;
		case 14:         asm volatile ("mrc p15,0,%0,c14,c14" : "=r" (_cp_val) : /* no inputs */  ); break;
		case 15:         asm volatile ("mrc p15,0,%0,c15,c15" : "=r" (_cp_val) : /* no inputs */  ); break;
   10458:	ee1f0f1f 	mrc	15, 0, r0, cr15, cr15, {0}
		default:         _cp_val = 0; break;
	}
	return _cp_val;
}
   1045c:	e1a0f00e 	mov	pc, lr
   10460:	ee1e0f1e 	mrc	15, 0, r0, cr14, cr14, {0}
   10464:	e1a0f00e 	mov	pc, lr
   10468:	ee1d0f1d 	mrc	15, 0, r0, cr13, cr13, {0}
   1046c:	e1a0f00e 	mov	pc, lr
   10470:	ee1c0f1c 	mrc	15, 0, r0, cr12, cr12, {0}
   10474:	e1a0f00e 	mov	pc, lr
   10478:	ee1b0f1b 	mrc	15, 0, r0, cr11, cr11, {0}
   1047c:	e1a0f00e 	mov	pc, lr
   10480:	ee1a0f1a 	mrc	15, 0, r0, cr10, cr10, {0}
   10484:	e1a0f00e 	mov	pc, lr
   10488:	ee190f19 	mrc	15, 0, r0, cr9, cr9, {0}
   1048c:	e1a0f00e 	mov	pc, lr
   10490:	ee180f18 	mrc	15, 0, r0, cr8, cr8, {0}
   10494:	e1a0f00e 	mov	pc, lr
   10498:	ee170f17 	mrc	15, 0, r0, cr7, cr7, {0}
   1049c:	e1a0f00e 	mov	pc, lr
   104a0:	ee160f16 	mrc	15, 0, r0, cr6, cr6, {0}
   104a4:	e1a0f00e 	mov	pc, lr
   104a8:	ee150f15 	mrc	15, 0, r0, cr5, cr5, {0}
   104ac:	e1a0f00e 	mov	pc, lr
   104b0:	ee140f14 	mrc	15, 0, r0, cr4, cr4, {0}
   104b4:	e1a0f00e 	mov	pc, lr
   104b8:	ee130f13 	mrc	15, 0, r0, cr3, cr3, {0}
   104bc:	e1a0f00e 	mov	pc, lr
   104c0:	ee120f12 	mrc	15, 0, r0, cr2, cr2, {0}
   104c4:	e1a0f00e 	mov	pc, lr
   104c8:	ee110f11 	mrc	15, 0, r0, cr1, cr1, {0}
   104cc:	e1a0f00e 	mov	pc, lr
   104d0:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
   104d4:	e1a0f00e 	mov	pc, lr

000104d8 <set_syscpreg>:

// ******************************************************************************
// write system coprocessor register x
   void set_syscpreg(unsigned long _cp_val, unsigned char index)
// ******************************************************************************
{
   104d8:	e20110ff 	and	r1, r1, #255	; 0xff
	switch(index){
   104dc:	e2411006 	sub	r1, r1, #6	; 0x6
   104e0:	e3510007 	cmp	r1, #7	; 0x7
   104e4:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
   104e8:	ea000008 	b	10510 <.text+0x510>
   104ec:	00010514 	andeq	r0, r1, r4, lsl r5
   104f0:	00010510 	andeq	r0, r1, r0, lsl r5
   104f4:	00010510 	andeq	r0, r1, r0, lsl r5
   104f8:	00010510 	andeq	r0, r1, r0, lsl r5
   104fc:	00010510 	andeq	r0, r1, r0, lsl r5
   10500:	0001051c 	andeq	r0, r1, ip, lsl r5
   10504:	00010524 	andeq	r0, r1, r4, lsr #10
   10508:	0001050c 	andeq	r0, r1, ip, lsl #10
//		case ID_REG_0:   asm volatile ("mcr p15,0,%0, c0, c0,0" : /* no outputs */ : "r" (_cp_val)); break;
//		case ID_REG_1:   asm volatile ("mcr p15,0,%0, c1, c1,0" : /* no outputs */ : "r" (_cp_val)); break;
//		case ID_REG_2:   asm volatile ("mcr p15,0,%0, c2, c2,0" : /* no outputs */ : "r" (_cp_val)); break;
//		case 3:          asm volatile ("mcr p15,0,%0, c3, c3,0" : /* no outputs */ : "r" (_cp_val)); break;
//		case 4:          asm volatile ("mcr p15,0,%0, c4, c4,0" : /* no outputs */ : "r" (_cp_val)); break;
//		case 5:          asm volatile ("mcr p15,0,%0, c5, c5,0" : /* no outputs */ : "r" (_cp_val)); break;
		case SYS_CTRL_0: asm volatile ("mcr p15,0,%0, c6, c6,0" : /* no outputs */ : "r" (_cp_val)); break;
//		case 7:          asm volatile ("mcr p15,0,%0, c7, c7,0" : /* no outputs */ : "r" (_cp_val)); break;
//		case CSTAT:      asm volatile ("mcr p15,0,%0, c8, c8,0" : /* no outputs */ : "r" (_cp_val)); break;
//		case ADR_FB:     asm volatile ("mcr p15,0,%0, c9, c9,0" : /* no outputs */ : "r" (_cp_val)); break;
//		case 10:         asm volatile ("mcr p15,0,%0,c10,c10,0" : /* no outputs */ : "r" (_cp_val)); break;
		case LFSR_POLY:  asm volatile ("mcr p15,0,%0,c11,c11,0" : /* no outputs */ : "r" (_cp_val)); break;
		case LFSR_DATA:  asm volatile ("mcr p15,0,%0,c12,c12,0" : /* no outputs */ : "r" (_cp_val)); break;
		case SYS_IO:     asm volatile ("mcr p15,0,%0,c13,c13,0" : /* no outputs */ : "r" (_cp_val)); break;
   1050c:	ee0d0f1d 	mcr	15, 0, r0, cr13, cr13, {0}
   10510:	e1a0f00e 	mov	pc, lr
   10514:	ee060f16 	mcr	15, 0, r0, cr6, cr6, {0}
   10518:	e1a0f00e 	mov	pc, lr
   1051c:	ee0b0f1b 	mcr	15, 0, r0, cr11, cr11, {0}
   10520:	e1a0f00e 	mov	pc, lr
   10524:	ee0c0f1c 	mcr	15, 0, r0, cr12, cr12, {0}
   10528:	e1a0f00e 	mov	pc, lr

0001052c <uart0_printf>:
// ############################################################################################
// Print text string via UART 0
   const char *uart0_printf(const char *string)
// ############################################################################################
{
   1052c:	e92d4010 	stmdb	sp!, {r4, lr}
   10530:	e1a04000 	mov	r4, r0
	char ch;

	while ((ch = *string)){
   10534:	e5d00000 	ldrb	r0, [r0]
   10538:	e3500000 	cmp	r0, #0	; 0x0
   1053c:	1a000003 	bne	10550 <uart0_printf+0x24>
   10540:	ea000005 	b	1055c <uart0_printf+0x30>
   10544:	e5f40001 	ldrb	r0, [r4, #1]!
   10548:	e3500000 	cmp	r0, #0	; 0x0
   1054c:	0a000002 	beq	1055c <uart0_printf+0x30>
		if (io_uart0_send_byte(ch)<=0)
   10550:	ebffff22 	bl	101e0 <io_uart0_send_byte>
   10554:	e3500000 	cmp	r0, #0	; 0x0
   10558:	cafffff9 	bgt	10544 <uart0_printf+0x18>
			break;
		string++;
	}
	return string;
}
   1055c:	e1a00004 	mov	r0, r4
   10560:	e8bd8010 	ldmia	sp!, {r4, pc}

00010564 <uart0_scanf>:

// ############################################################################################
// Read text string via UART 0
   void uart0_scanf(unsigned char *buffer, int length, unsigned char en_echo)
// ############################################################################################
{
   10564:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
	int temp = 0;

	while(length > 0){
   10568:	e2514000 	subs	r4, r1, #0	; 0x0
   1056c:	e1a05000 	mov	r5, r0
   10570:	e20260ff 	and	r6, r2, #255	; 0xff
   10574:	da00000b 	ble	105a8 <uart0_scanf+0x44>
		temp = io_uart0_read_byte();
   10578:	ebffff12 	bl	101c8 <io_uart0_read_byte>
		if(temp != -1){
   1057c:	e3700001 	cmn	r0, #1	; 0x1
			temp = (unsigned char)(temp & 0x000000FF);
   10580:	e20030ff 	and	r3, r0, #255	; 0xff
   10584:	0a000005 	beq	105a0 <uart0_scanf+0x3c>
			*buffer++ = temp;
			if(en_echo == 1)
   10588:	e3560001 	cmp	r6, #1	; 0x1
   1058c:	e5c53000 	strb	r3, [r5]
				io_uart0_send_byte(temp); // echo
   10590:	e1a00003 	mov	r0, r3
   10594:	e2855001 	add	r5, r5, #1	; 0x1
   10598:	0a000005 	beq	105b4 <uart0_scanf+0x50>
			length--;
   1059c:	e2444001 	sub	r4, r4, #1	; 0x1
   105a0:	e3540000 	cmp	r4, #0	; 0x0
   105a4:	cafffff3 	bgt	10578 <uart0_scanf+0x14>
		}
	}
	*buffer="\0";
   105a8:	e59f300c 	ldr	r3, [pc, #12]	; 105bc <.text+0x5bc>
   105ac:	e5c53000 	strb	r3, [r5]
}
   105b0:	e8bd8070 	ldmia	sp!, {r4, r5, r6, pc}
   105b4:	ebffff09 	bl	101e0 <io_uart0_send_byte>
   105b8:	eafffff7 	b	1059c <uart0_scanf+0x38>
   105bc:	00011188 	andeq	r1, r1, r8, lsl #3

000105c0 <uart0_print_buffer>:

// ############################################################################################
// Print character buffer via UART 0
   void uart0_print_buffer(unsigned char *buffer, int size)
// ############################################################################################
{
   105c0:	e92d4030 	stmdb	sp!, {r4, r5, lr}
	unsigned char char_buffer = 0;
	while(size > 0){
   105c4:	e2514000 	subs	r4, r1, #0	; 0x0
   105c8:	e1a05000 	mov	r5, r0
   105cc:	d8bd8030 	ldmleia	sp!, {r4, r5, pc}
		char_buffer = *buffer++;
		io_uart0_send_byte((int)char_buffer);
   105d0:	e4d50001 	ldrb	r0, [r5], #1
   105d4:	ebffff01 	bl	101e0 <io_uart0_send_byte>
   105d8:	e2544001 	subs	r4, r4, #1	; 0x1
   105dc:	1afffffb 	bne	105d0 <uart0_print_buffer+0x10>
   105e0:	e8bd8030 	ldmia	sp!, {r4, r5, pc}

000105e4 <long_to_hex_string>:
   void long_to_hex_string(unsigned long data,    // max 32 bit data word
                           unsigned char *buffer, // buffer to store the string
						   unsigned char numbers) // number of places, max 8
// ############################################################################################
{
   105e4:	e92d4010 	stmdb	sp!, {r4, lr}
   105e8:	e20240ff 	and	r4, r2, #255	; 0xff
	unsigned char temp_char = 0;
	unsigned long temp_data = 0;

	// fit into range
	if(numbers > 8)
   105ec:	e3540008 	cmp	r4, #8	; 0x8
   105f0:	83a04008 	movhi	r4, #8	; 0x8
   105f4:	8a000001 	bhi	10600 <long_to_hex_string+0x1c>
		numbers = 8;
	if(numbers < 1)
   105f8:	e3540000 	cmp	r4, #0	; 0x0
		numbers = 1;

	while(numbers > 0){
		// isolate one 4-bit value
		if(numbers > 1)
			temp_data = data >> ((numbers-1)*4);
		else
			temp_data = data;
		temp_data = temp_data & 0x0000000F;
		numbers--;

		// convert 4-bit value temp_data to char temp_char
		if(temp_data < 10)
			temp_char = '0' + temp_data;
		else
			temp_char = 'A' + temp_data - 10;

		// save character
		*buffer++ = temp_char;
	}

	*buffer++ = 0; // terminate string
}
   105fc:	03a04001 	moveq	r4, #1	; 0x1
   10600:	e1a02001 	mov	r2, r1
   10604:	e1a0e004 	mov	lr, r4
   10608:	e1a0310e 	mov	r3, lr, lsl #2
   1060c:	e35e0001 	cmp	lr, #1	; 0x1
   10610:	e2433004 	sub	r3, r3, #4	; 0x4
   10614:	e1a0c000 	mov	ip, r0
   10618:	81a0c330 	movhi	ip, r0, lsr r3
   1061c:	e24e3001 	sub	r3, lr, #1	; 0x1
   10620:	e20cc00f 	and	ip, ip, #15	; 0xf
   10624:	e203e0ff 	and	lr, r3, #255	; 0xff
   10628:	e35c0009 	cmp	ip, #9	; 0x9
   1062c:	e28c3030 	add	r3, ip, #48	; 0x30
   10630:	828c3037 	addhi	r3, ip, #55	; 0x37
   10634:	e35e0000 	cmp	lr, #0	; 0x0
   10638:	e4c23001 	strb	r3, [r2], #1
   1063c:	1afffff1 	bne	10608 <long_to_hex_string+0x24>
   10640:	e2443001 	sub	r3, r4, #1	; 0x1
   10644:	e20330ff 	and	r3, r3, #255	; 0xff
   10648:	e0813003 	add	r3, r1, r3
   1064c:	e5c3e001 	strb	lr, [r3, #1]
   10650:	e8bd8010 	ldmia	sp!, {r4, pc}

00010654 <get_adc>:

// ############################################################################################
// read external ADC value
   unsigned int get_adc(int adc_index) // adc 0..7
// ############################################################################################
{
   10654:	e92d4010 	stmdb	sp!, {r4, lr}
   10658:	e1a04000 	mov	r4, r0
	unsigned long temp;

	if ((adc_index < 0) || (adc_index > 7))
   1065c:	e3540007 	cmp	r4, #7	; 0x7
		return 0;

	// config spi
	io_spi0_config(1,16); // auto assert cs, 16 bit transfer
   10660:	e3a01010 	mov	r1, #16	; 0x10
   10664:	e3a00001 	mov	r0, #1	; 0x1
   10668:	9a000001 	bls	10674 <get_adc+0x20>
	io_spi0_enable(adc_cs);

	temp = adc_index * 2048;
	io_spi0_trans(0); // dummy read
	return (unsigned int)io_spi0_trans(temp);
}
   1066c:	e3a00000 	mov	r0, #0	; 0x0
   10670:	e8bd8010 	ldmia	sp!, {r4, pc}
   10674:	ebfffee0 	bl	101fc <io_spi0_config>
   10678:	e3a00006 	mov	r0, #6	; 0x6
   1067c:	ebfffef8 	bl	10264 <io_spi0_enable>
   10680:	e3a00000 	mov	r0, #0	; 0x0
   10684:	ebfffee8 	bl	1022c <io_spi0_trans>
   10688:	e1a00584 	mov	r0, r4, lsl #11
   1068c:	e8bd4010 	ldmia	sp!, {r4, lr}
   10690:	eafffee5 	b	1022c <io_spi0_trans>

00010694 <delay>:

// ############################################################################################
// simple delay routine
   void delay(int time) // waits time*10000 clock ticks
// ############################################################################################
{
	time = time*2500*4;
   10694:	e0603280 	rsb	r3, r0, r0, lsl #5
   10698:	e0800103 	add	r0, r0, r3, lsl #2
   1069c:	e0800100 	add	r0, r0, r0, lsl #2
   106a0:	e1a00200 	mov	r0, r0, lsl #4
	while(time > 0){
   106a4:	e3500000 	cmp	r0, #0	; 0x0
   106a8:	d1a0f00e 	movle	pc, lr
		asm volatile ("NOP");
   106ac:	e1a00000 	nop			(mov r0,r0)
   106b0:	e2500001 	subs	r0, r0, #1	; 0x1
   106b4:	1afffffc 	bne	106ac <delay+0x18>
   106b8:	e1a0f00e 	mov	pc, lr

000106bc <string_cmpc>:
		time--;
	}
}

// ############################################################################################
// String compare, buffered string with immediate const char string
   unsigned char string_cmpc(unsigned char *string1, const char *string2, unsigned char length)
// ############################################################################################
{
	while(length != 0){
   106bc:	e212c0ff 	ands	ip, r2, #255	; 0xff
   106c0:	0a00000b 	beq	106f4 <string_cmpc+0x38>
		if(*string1++ != (unsigned char)*string2++)
   106c4:	e5d02000 	ldrb	r2, [r0]
   106c8:	e5d13000 	ldrb	r3, [r1]
   106cc:	e1520003 	cmp	r2, r3
   106d0:	0a000004 	beq	106e8 <string_cmpc+0x2c>
   106d4:	ea000008 	b	106fc <string_cmpc+0x40>
   106d8:	e5f02001 	ldrb	r2, [r0, #1]!
   106dc:	e5f13001 	ldrb	r3, [r1, #1]!
   106e0:	e1520003 	cmp	r2, r3
   106e4:	1a000004 	bne	106fc <string_cmpc+0x40>
			return(0); // missmatch
		length--;
   106e8:	e24c3001 	sub	r3, ip, #1	; 0x1
   106ec:	e213c0ff 	ands	ip, r3, #255	; 0xff
   106f0:	1afffff8 	bne	106d8 <string_cmpc+0x1c>
   106f4:	e3a00001 	mov	r0, #1	; 0x1
	}
	return(1); // match
}
   106f8:	e1a0f00e 	mov	pc, lr
   106fc:	e3a00000 	mov	r0, #0	; 0x0
   10700:	e1a0f00e 	mov	pc, lr

00010704 <hex_string_to_long>:
	#define JUMPADDRESS 0x04000000
#endif

unsigned long int hex_string_to_long ( char *hexstr, int charlen )
{
   10704:	e92d4030 	stmdb	sp!, {r4, r5, lr}
	unsigned long int hexval =  0 ;
	int i;

	for (i=0 ; i< (charlen*2) ; i++ ) {
   10708:	e1a04081 	mov	r4, r1, lsl #1
   1070c:	e3540000 	cmp	r4, #0	; 0x0
   10710:	e1a05000 	mov	r5, r0
   10714:	d3a00000 	movle	r0, #0	; 0x0
   10718:	d8bd8030 	ldmleia	sp!, {r4, r5, pc}
   1071c:	e3a00000 	mov	r0, #0	; 0x0
   10720:	e1a01000 	mov	r1, r0
		if (( hexstr[i] >= 48 ) & (hexstr[i] <= 57 )) 
   10724:	e7d12005 	ldrb	r2, [r1, r5]
   10728:	e2423030 	sub	r3, r2, #48	; 0x30
			hexval = (hexval <<4 ) + hexstr[i] - (int) '0';
   1072c:	e082c200 	add	ip, r2, r0, lsl #4
   10730:	e3530009 	cmp	r3, #9	; 0x9
		else if (( hexstr[i] >= 65 ) & ( hexstr[i] <= 70 )) 
   10734:	e242e041 	sub	lr, r2, #65	; 0x41
   10738:	924c0030 	subls	r0, ip, #48	; 0x30
   1073c:	9a000007 	bls	10760 <hex_string_to_long+0x5c>
			hexval = (hexval <<4 ) + hexstr[i] + 10 - (int) 'A';
   10740:	e0823200 	add	r3, r2, r0, lsl #4
   10744:	e35e0005 	cmp	lr, #5	; 0x5
		else if (( hexstr[i] >= 97 ) & ( hexstr[i] <= 102)) 
   10748:	e242c061 	sub	ip, r2, #97	; 0x61
   1074c:	92430037 	subls	r0, r3, #55	; 0x37
   10750:	9a000002 	bls	10760 <hex_string_to_long+0x5c>
			hexval = (hexval <<4 ) + hexstr[i] +10 - (int) 'a';
   10754:	e0823200 	add	r3, r2, r0, lsl #4
   10758:	e35c0005 	cmp	ip, #5	; 0x5
   1075c:	92430057 	subls	r0, r3, #87	; 0x57
   10760:	e2811001 	add	r1, r1, #1	; 0x1
   10764:	e1510004 	cmp	r1, r4
   10768:	1affffed 	bne	10724 <hex_string_to_long+0x20>
	} //for
 
	return hexval;
}
   1076c:	e8bd8030 	ldmia	sp!, {r4, r5, pc}

00010770 <help_info>:
void help_info () {
   10770:	e52de004 	str	lr, [sp, #-4]!
	uart0_printf("\r\n\r\n\r\n+----------------------------------------------------------------+\r\n");
   10774:	e59f0074 	ldr	r0, [pc, #116]	; 107f0 <.text+0x7f0>
   10778:	ebffff6b 	bl	1052c <uart0_printf>
	uart0_printf(            "|    <<< STORM Core Processor System - By Stephan Nolting >>>    |\r\n");
   1077c:	e59f0070 	ldr	r0, [pc, #112]	; 107f4 <.text+0x7f4>
   10780:	ebffff69 	bl	1052c <uart0_printf>
	uart0_printf(            "+----------------------------------------------------------------+\r\n");
   10784:	e59f006c 	ldr	r0, [pc, #108]	; 107f8 <.text+0x7f8>
   10788:	ebffff67 	bl	1052c <uart0_printf>
	uart0_printf(            "|         Bootloader for STORM SoC   Version: 20120524-D         |\r\n");
   1078c:	e59f0068 	ldr	r0, [pc, #104]	; 107fc <.text+0x7fc>
   10790:	ebffff65 	bl	1052c <uart0_printf>
	uart0_printf(            "|               Contact: stnolting@googlemail.com                |\r\n");
   10794:	e59f0064 	ldr	r0, [pc, #100]	; 10800 <.text+0x800>
   10798:	ebffff63 	bl	1052c <uart0_printf>
	uart0_printf(            "+----------------------------------------------------------------+\r\n\r\n");
   1079c:	e59f0060 	ldr	r0, [pc, #96]	; 10804 <.text+0x804>
   107a0:	ebffff61 	bl	1052c <uart0_printf>
	uart0_printf("connected to I2C_CONTROLLER_0, operating frequency is 100kHz,\r\n");
   107a4:	e59f005c 	ldr	r0, [pc, #92]	; 10808 <.text+0x808>
   107a8:	ebffff5f 	bl	1052c <uart0_printf>
	uart0_printf("maximum EEPROM size = 65536 byte => 16 bit addresses,\r\n");
   107ac:	e59f0058 	ldr	r0, [pc, #88]	; 1080c <.text+0x80c>
   107b0:	ebffff5d 	bl	1052c <uart0_printf>
	uart0_printf("fixed boot device address: 0xA0\r\n\r\n");
   107b4:	e59f0054 	ldr	r0, [pc, #84]	; 10810 <.text+0x810>
   107b8:	ebffff5b 	bl	1052c <uart0_printf>
	uart0_printf("Boot EEPROM: 24xxnnn (like 24AA64), 7 bit address + dont-care bit,\r\n");
   107bc:	e59f0050 	ldr	r0, [pc, #80]	; 10814 <.text+0x814>
   107c0:	ebffff59 	bl	1052c <uart0_printf>
	uart0_printf(            " < Welcome to the STORM SoC bootloader console! >\r\n < Select an operation from the menu below or press >\r\n");
   107c4:	e59f004c 	ldr	r0, [pc, #76]	; 10818 <.text+0x818>
   107c8:	ebffff57 	bl	1052c <uart0_printf>
	uart0_printf(            " < the boot key for immediate application start. >\r\n\r\n");
   107cc:	e59f0048 	ldr	r0, [pc, #72]	; 1081c <.text+0x81c>
   107d0:	ebffff55 	bl	1052c <uart0_printf>

	// Console menu
	uart0_printf(" 0 - boot from core RAM (start application)\r\n 1 - program core RAM via UART_0\r\n 2 - core RAM dump\r\n");
   107d4:	e59f0044 	ldr	r0, [pc, #68]	; 10820 <.text+0x820>
   107d8:	ebffff53 	bl	1052c <uart0_printf>
	uart0_printf(" 3 - boot from I2C EEPROM\r\n 4 - program I2C EEPROM via UART_0\r\n 5 - show content of I2C EEPROM\r\n");
   107dc:	e59f0040 	ldr	r0, [pc, #64]	; 10824 <.text+0x824>
   107e0:	ebffff51 	bl	1052c <uart0_printf>
	uart0_printf(" a - automatic boot configuration\r\n h - help\r\n r - restart system\r\n\r\nSelect: ");	
   107e4:	e59f003c 	ldr	r0, [pc, #60]	; 10828 <.text+0x828>


	// uart0_printf("Terminal setup: 9600 baud, 8 data bits, no parity, 1 stop bit\r\n\r\n");
	// uart0_printf("For more information see the STORM Core / STORM SoC datasheet\r\n");
	// uart0_printf("http://opencores.org/project,storm_core\r\n");
	// uart0_printf("http://opencores.org/project,storm_soc\r\n");
	// uart0_printf("Contact: stnolting@googlemail.com\r\n");
	// uart0_printf("(c) 2012 by Stephan Nolting\r\n\r\nSelect: ");
}
   107e8:	e49de004 	ldr	lr, [sp], #4
   107ec:	eaffff4e 	b	1052c <uart0_printf>
   107f0:	0001118c 	andeq	r1, r1, ip, lsl #3
   107f4:	000111d8 	ldreqd	r1, [r1], -r8
   107f8:	00011220 	andeq	r1, r1, r0, lsr #4
   107fc:	00011268 	andeq	r1, r1, r8, ror #4
   10800:	000112b0 	streqh	r1, [r1], -r0
   10804:	000112f8 	streqd	r1, [r1], -r8
   10808:	00011340 	andeq	r1, r1, r0, asr #6
   1080c:	00011380 	andeq	r1, r1, r0, lsl #7
   10810:	000113b8 	streqh	r1, [r1], -r8
   10814:	000113dc 	ldreqd	r1, [r1], -ip
   10818:	00011424 	andeq	r1, r1, r4, lsr #8
   1081c:	00011490 	muleq	r1, r0, r4
   10820:	000114c8 	andeq	r1, r1, r8, asr #9
   10824:	0001152c 	andeq	r1, r1, ip, lsr #10
   10828:	00011590 	muleq	r1, r0, r5

0001082c <qbytes_to_long>:
unsigned long int qbytes_to_long ( unsigned char *buffer )
{
   1082c:	e5d03003 	ldrb	r3, [r0, #3]
   10830:	e5d02002 	ldrb	r2, [r0, #2]
   10834:	e5d01000 	ldrb	r1, [r0]
   10838:	e1833402 	orr	r3, r3, r2, lsl #8
   1083c:	e5d00001 	ldrb	r0, [r0, #1]
   10840:	e1833c01 	orr	r3, r3, r1, lsl #24
	unsigned char d = buffer[0];
	unsigned char c = buffer[1];
	unsigned char b = buffer[2];
	unsigned char a = buffer[3];
	unsigned long n;


	n = a|(b<<8)|(c<<16)|(d<<24);
	return n;
}
   10844:	e1830800 	orr	r0, r3, r0, lsl #16
   10848:	e1a0f00e 	mov	pc, lr

0001084c <main>:

// ############################################################################################
// STORM SoC Bootloader
   int main(void)
// ############################################################################################
{
   1084c:	e92d47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int function_sel, data, i, start_app = 0;
	unsigned long *data_pointer, word_buffer, test_buffer, adr_buffer, end_address, cnt;
	unsigned char buffer[5], temp_string[9], char_tmp, *char_pointer, device_id;
	unsigned char buffer1[5], buffer2[5];
	// show reset ack
	io_set_gpio0_port(0);
   10850:	e3a00000 	mov	r0, #0	; 0x0
   10854:	e24dd018 	sub	sp, sp, #24	; 0x18
   10858:	ebfffe24 	bl	100f0 <io_set_gpio0_port>
	set_syscpreg(0xC3, SYS_IO);
   1085c:	e3a0100d 	mov	r1, #13	; 0xd
   10860:	e3a000c3 	mov	r0, #195	; 0xc3
   10864:	ebffff1b 	bl	104d8 <set_syscpreg>

	// init I²C
	io_i2c0_speed(0x0063); // 100kHz
   10868:	e3a00063 	mov	r0, #99	; 0x63
   1086c:	ebfffe8c 	bl	102a4 <io_i2c0_speed>

	// enable write-through strategy
	set_syscpreg(get_syscpreg(SYS_CTRL_0) | (1<<DC_WTHRU), SYS_CTRL_0);
   10870:	e3a00006 	mov	r0, #6	; 0x6
   10874:	ebfffee1 	bl	10400 <get_syscpreg>
   10878:	e3a01006 	mov	r1, #6	; 0x6
   1087c:	e3800008 	orr	r0, r0, #8	; 0x8
   10880:	ebffff14 	bl	104d8 <set_syscpreg>

	// Check config switches for immediate boot-config
	function_sel = (int)((~(get_syscpreg(SYS_IO) >> 17)) & 0x0F);
   10884:	e3a0000d 	mov	r0, #13	; 0xd
   10888:	ebfffedc 	bl	10400 <get_syscpreg>
	switch(function_sel){
   1088c:	e1a008a0 	mov	r0, r0, lsr #17
   10890:	e1e00000 	mvn	r0, r0
   10894:	e200000f 	and	r0, r0, #15	; 0xf
   10898:	e3500001 	cmp	r0, #1	; 0x1
   1089c:	03a04030 	moveq	r4, #48	; 0x30
   108a0:	028da006 	addeq	sl, sp, #6	; 0x6
   108a4:	028d900f 	addeq	r9, sp, #15	; 0xf
   108a8:	0a00001a 	beq	10918 <main+0xcc>
   108ac:	e3500002 	cmp	r0, #2	; 0x2
   108b0:	0a000077 	beq	10a94 <main+0x248>
		case 1: function_sel = '0'; goto main_menu; break; // auto start application from RAM
		case 2: function_sel = '3'; goto main_menu; start_app = 1; device_id = 0xA0; break; // auto boot from i²c EEPROM 0xA0
		default: break;
	}

	// Intro screen
	// uart0_printf("\r\n\r\n\r\n+----------------------------------------------------------------+\r\n");
	// uart0_printf(            "|    <<< STORM Core Processor System - By Stephan Nolting >>>    |\r\n");
	// uart0_printf(            "+----------------------------------------------------------------+\r\n");
	// uart0_printf(            "|         Bootloader for STORM SoC   Version: 20120524-D         |\r\n");
	// uart0_printf(            "|               Contact: stnolting@googlemail.com                |\r\n");
	// uart0_printf(            "+----------------------------------------------------------------+\r\n\r\n");

	// uart0_printf(            " < Welcome to the STORM SoC bootloader console! >\r\n < Select an operation from the menu below or press >\r\n");
	// uart0_printf(            " < the boot key for immediate application start. >\r\n\r\n");

	// // Console menu
	// uart0_printf(" 0 - boot from core RAM (start application)\r\n 1 - program core RAM via UART_0\r\n 2 - core RAM dump\r\n");
	// uart0_printf(" 3 - boot from I2C EEPROM\r\n 4 - program I2C EEPROM via UART_0\r\n 5 - show content of I2C EEPROM\r\n");
	// uart0_printf(" a - automatic boot configuration\r\n h - help\r\n r - restart system\r\n\r\nSelect: ");
	help_info();
   108b4:	ebffffad 	bl	10770 <help_info>
	uart0_printf("Address of adr_buffer: ");
	long_to_hex_string(&adr_buffer, temp_string, 8);
   108b8:	e28da006 	add	sl, sp, #6	; 0x6
   108bc:	e59f0808 	ldr	r0, [pc, #2056]	; 110cc <.text+0x10cc>
   108c0:	ebffff19 	bl	1052c <uart0_printf>
   108c4:	e1a0100a 	mov	r1, sl
   108c8:	e3a02008 	mov	r2, #8	; 0x8
   108cc:	e28d0014 	add	r0, sp, #20	; 0x14
   108d0:	ebffff43 	bl	105e4 <long_to_hex_string>
	uart0_printf(temp_string);
   108d4:	e1a0000a 	mov	r0, sl
   108d8:	ebffff13 	bl	1052c <uart0_printf>
	uart0_printf(" \n\r ");
   108dc:	e59f07ec 	ldr	r0, [pc, #2028]	; 110d0 <.text+0x10d0>
   108e0:	ebffff11 	bl	1052c <uart0_printf>
	uart0_printf(" Load Address: ");
   108e4:	e59f07e8 	ldr	r0, [pc, #2024]	; 110d4 <.text+0x10d4>
   108e8:	ebffff0f 	bl	1052c <uart0_printf>
	long_to_hex_string(JUMPADDRESS, temp_string, 8);
   108ec:	e1a0100a 	mov	r1, sl
   108f0:	e3a02008 	mov	r2, #8	; 0x8
   108f4:	e3a00301 	mov	r0, #67108864	; 0x4000000
   108f8:	ebffff39 	bl	105e4 <long_to_hex_string>
	uart0_printf(temp_string);
   108fc:	e1a0000a 	mov	r0, sl
   10900:	ebffff09 	bl	1052c <uart0_printf>
	uart0_printf(" \n\r ");
   10904:	e59f07c4 	ldr	r0, [pc, #1988]	; 110d0 <.text+0x10d0>
   10908:	ebffff07 	bl	1052c <uart0_printf>
   1090c:	e28d900f 	add	r9, sp, #15	; 0xf
	
	while(1){

		// console input
		function_sel = io_uart0_read_byte();
   10910:	ebfffe2c 	bl	101c8 <io_uart0_read_byte>
   10914:	e1a04000 	mov	r4, r0

main_menu:

		// boot button
		if (((get_syscpreg(SYS_IO) >> 16) & 0x01) == 0){
   10918:	e3a0000d 	mov	r0, #13	; 0xd
   1091c:	ebfffeb7 	bl	10400 <get_syscpreg>
   10920:	e3100801 	tst	r0, #65536	; 0x10000
			function_sel = '3';
			start_app    = 1;
			device_id    = 0xA0;
		}

		// main functions
		switch(function_sel){
			// case 't':
				 // io_uart0_send_byte((char)function_sel);
				 // uart0_printf("\r\n\r\nApplication HEADDtest_buffer.\r\n");
				// uart0_scanf(buffer1,4,0); // get storm master boot record code
				
				// uart0_scanf(buffer2,4,0); // get image size
				
				// uart0_printf("HEADER:");
				// test_buffer = qbytes_to_long(buffer1);
				// long_to_hex_string(test_buffer, temp_string,8);
				// uart0_printf(temp_string);
				// uart0_printf("!\n\r");

				// uart0_printf("how big:");
				// test_buffer = qbytes_to_long(buffer2);
				// long_to_hex_string(test_buffer, temp_string,8);
				// uart0_printf(temp_string);
				// uart0_printf("!\n\r");
				
				// break;
			// boot from RAM (start application)
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			case '0':
				io_uart0_send_byte((char)function_sel);
				start_app = 1;
				break;

			// load ram via UART0
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			case '1':
				io_uart0_send_byte((char)function_sel);
				uart0_printf("\r\n\r\nApplication will start automatically after download.\r\n-> Waiting for 'storm_program.bin' in byte-stream mode...");
				uart0_scanf(buffer,4,0); // get storm master boot record code
				if((buffer[0] == 'S') && (buffer[1] == 'M') && (buffer[2] == 'B') && (buffer[3] == 'R')){
					//asm volatile ("NOP");asm volatile ("NOP");
					uart0_scanf(buffer,4,0); // get image size
				// test_buffer = qbytes_to_long(buffer);
				// long_to_hex_string(test_buffer, temp_string,8);
				// uart0_printf(temp_string);
				// uart0_printf("!\n\r");
					adr_buffer = qbytes_to_long(buffer);
					//long_to_hex_string(adr_buffer, temp_string,8);
					
					#ifdef SRAM
					if (adr_buffer > RAM_SIZE-8){
						uart0_printf(" SRAM ERROR! Program file too big!\r\n\r\n");
						break;
					}
					#else
						if (adr_buffer > XRAM_SIZE-8){
						uart0_printf(" SDRAM ERROR! Program file too big!\r\n\r\n");
						break;
					}
					#endif
					data_pointer = JUMPADDRESS;
					end_address = (adr_buffer + 4 + (unsigned long) JUMPADDRESS);
					
				 // long_to_hex_string(end_address, temp_string,8);
				 // uart0_printf(temp_string);
				 // uart0_printf("!\n\r");

					while( (data_pointer) != end_address ){ // Adjust for address offset.
						uart0_scanf(buffer,4,0); // get word
						*data_pointer = qbytes_to_long(buffer); // store memory entry
						data_pointer = data_pointer + 1;


						// if (data_pointer > JUMPADDRESS + 0xA30){
							// long_to_hex_string(data_pointer, temp_string,8);
							// uart0_printf(temp_string);
							// uart0_printf("!\n\r");
						// }



					}
					uart0_printf("Last mem access: ");
					long_to_hex_string(data_pointer, temp_string,8);
					uart0_printf(temp_string);
					uart0_printf("!\n\r");
					uart0_printf("Done Loading!\r\n");
				uart0_printf("LAST ADDRESS:");
				long_to_hex_string(data_pointer, temp_string,8);
				uart0_printf(temp_string);
				uart0_printf("!\n\r");
		
					start_app = 0;
				}
				else
					uart0_printf(" Invalid programming file!\r\n\r\nSelect: ");
				break;

			// ram memory dump
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			case '2':
				io_uart0_send_byte((char)function_sel);
				uart0_printf("\r\n\r\nAbort dumping by pressing any key.\r\nPress any key to continue.\r\n\r\n");
				while(io_uart0_read_byte() == -1);
				while(io_uart0_read_byte() != -1);
				data_pointer = (volatile unsigned long *)DUMPADDRESS;
				
				while(data_pointer < DUMPADDRESS +2532){
					word_buffer = *data_pointer;
					long_to_hex_string(word_buffer, temp_string,8);
					i=0;
					while (temp_string[i] != 0) {
						io_uart0_send_byte(temp_string[i]);
						i++;
					}
					io_uart0_send_byte(' ');
					data_pointer++;
					if(io_uart0_read_byte() != -1){
						break;
						uart0_printf("\r\n\r\nAborted!");
					}
				}
				uart0_printf("\r\n\r\nDumping completed.\r\n\r\nSelect: ");
				break;

			// boot from I²C EEPROM
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			case '3':
				if(start_app == 0){
					io_uart0_send_byte((char)function_sel);
					uart0_printf("\r\n\r\nEnter device address (2x hex_chars, set LSB to '0'): ");
					uart0_scanf(buffer,2,1);
					device_id = (unsigned char)hex_string_to_long(buffer, 2);
					if(device_id == 0){
						uart0_printf(" Invalid address!\r\n\r\nSelect: ");
						break;
   10924:	03a06001 	moveq	r6, #1	; 0x1
   10928:	03a040a0 	moveq	r4, #160	; 0xa0
   1092c:	1a00003c 	bne	10a24 <main+0x1d8>
					}
				}

				uart0_printf("\r\nApplication will start automatically after upload.\r\n-> Loading boot image...");
				cnt = 0;
				buffer[0] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
   10930:	e3a05000 	mov	r5, #0	; 0x0
   10934:	e59f079c 	ldr	r0, [pc, #1948]	; 110d8 <.text+0x10d8>
   10938:	ebfffefb 	bl	1052c <uart0_printf>
   1093c:	e1a01004 	mov	r1, r4
   10940:	e1a02005 	mov	r2, r5
   10944:	e3a03002 	mov	r3, #2	; 0x2
   10948:	e3a00072 	mov	r0, #114	; 0x72
   1094c:	e58d5000 	str	r5, [sp]
   10950:	ebfffe5e 	bl	102d0 <io_i2c0_byte_transfer>
				buffer[1] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
   10954:	e1a01004 	mov	r1, r4
   10958:	e5cd000f 	strb	r0, [sp, #15]
   1095c:	e3a02001 	mov	r2, #1	; 0x1
   10960:	e3a03002 	mov	r3, #2	; 0x2
   10964:	e3a00072 	mov	r0, #114	; 0x72
   10968:	e58d5000 	str	r5, [sp]
   1096c:	ebfffe57 	bl	102d0 <io_i2c0_byte_transfer>
				buffer[2] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
   10970:	e3a02002 	mov	r2, #2	; 0x2
   10974:	e1a03002 	mov	r3, r2
   10978:	e5cd0010 	strb	r0, [sp, #16]
   1097c:	e1a01004 	mov	r1, r4
   10980:	e3a00072 	mov	r0, #114	; 0x72
   10984:	e58d5000 	str	r5, [sp]
   10988:	ebfffe50 	bl	102d0 <io_i2c0_byte_transfer>
				buffer[3] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
   1098c:	e3a03002 	mov	r3, #2	; 0x2
   10990:	e5cd0011 	strb	r0, [sp, #17]
   10994:	e1a01004 	mov	r1, r4
   10998:	e3a00072 	mov	r0, #114	; 0x72
   1099c:	e3a02003 	mov	r2, #3	; 0x3
   109a0:	e58d5000 	str	r5, [sp]
   109a4:	ebfffe49 	bl	102d0 <io_i2c0_byte_transfer>
				if((buffer[0] == 'S') && (buffer[1] == 'M') && (buffer[2] == 'B') && (buffer[3] == 'R')){
   109a8:	e5dd300f 	ldrb	r3, [sp, #15]
   109ac:	e20000ff 	and	r0, r0, #255	; 0xff
   109b0:	e3530053 	cmp	r3, #83	; 0x53
   109b4:	e5cd0012 	strb	r0, [sp, #18]
   109b8:	1a000002 	bne	109c8 <main+0x17c>
   109bc:	e5dd3010 	ldrb	r3, [sp, #16]
   109c0:	e353004d 	cmp	r3, #77	; 0x4d
   109c4:	0a00006a 	beq	10b74 <main+0x328>
					buffer[0] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
					buffer[1] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
					buffer[2] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
					buffer[3] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
					adr_buffer = qbytes_to_long(buffer);
					data_pointer = 0;
					while((data_pointer != adr_buffer+4) && (data_pointer < IRAM_SIZE)){
						buffer[0] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
						buffer[1] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
						buffer[2] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
						buffer[3] = (unsigned char)io_i2c0_byte_transfer('r',device_id,cnt++,2,0x00);
						*data_pointer = qbytes_to_long(buffer); // store memory entry
						data_pointer = data_pointer + 1;
					}
					uart0_printf(" Upload complete\r\n");
					start_app = 1;
				}
				else
					uart0_printf(" Invalid boot device or file!\r\n\r\nSelect: ");
   109c8:	e59f070c 	ldr	r0, [pc, #1804]	; 110dc <.text+0x10dc>
   109cc:	ebfffed6 	bl	1052c <uart0_printf>
				break;

			// program I²C EEPROM
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			case '4':
				io_uart0_send_byte((char)function_sel);
				uart0_printf("\r\n\r\nEnter device address (2x hex_chars, set LSB to '0'): ");
				uart0_scanf(buffer,2,1);
				device_id = (unsigned char)hex_string_to_long(buffer, 2);
				if(device_id == 0){
					uart0_printf("\r\nInvalid address!\r\n\r\nSelect: ");
					break;
				}

				uart0_printf("\r\nData will overwrite RAM content!\r\n-> Waiting for 'storm_program.bin' in byte-stream mode...");
				uart0_scanf(buffer,4,0);
				if((buffer[0]=='S') && (buffer[1]=='M') && (buffer[2]=='B') && (buffer[3]=='R')){
					char_pointer = 0; // beginning of RAM
					*char_pointer++ = 'S'; asm volatile ("NOP");
					*char_pointer++ = 'M'; asm volatile ("NOP");
					*char_pointer++ = 'B'; asm volatile ("NOP");
					*char_pointer++ = 'R'; asm volatile ("NOP");
					uart0_scanf(buffer,4,0);
					*char_pointer++ = buffer[0];
					*char_pointer++ = buffer[1];
					*char_pointer++ = buffer[2];
					*char_pointer++ = buffer[3];
					cnt = qbytes_to_long(buffer);
					if(cnt > 0xFFFC){
						uart0_printf(" ERROR! Program file too big!\r\n\r\n");
						break;
					}

					for(i=0; i<cnt+4; i++){
						data = -1;
						while(data == -1)
							data = io_uart0_read_byte();
						*char_pointer++ = (unsigned char)data;
					}
					uart0_printf(" Download completed\r\n");

					uart0_printf("Writing buffer to i2c EEPROM...");
					char_pointer = 0; // beginning of RAM
					for(i=0; i<cnt+12; i++){
						char_tmp = *char_pointer++;
						while(io_i2c0_byte_transfer('w', device_id, i, 2, char_tmp) != 0);
					}
					uart0_printf(" Completed\r\n\r\n");
				}
				else
					uart0_printf(" Invalid boot device or file!\r\n\r\n");
				uart0_printf("Select: ");
				break;

			// show content of I2C EEPROM
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			case '5':
				io_uart0_send_byte((char)function_sel);
				uart0_printf("\r\n\r\nEnter device address (2 hex-chars, set LSB to '0'): ");
				uart0_scanf(buffer,2,1);
				device_id = (unsigned char)hex_string_to_long(buffer, 2);
				if(device_id == 0){
					uart0_printf(" Invalid address!\r\n\r\nSelect: ");
					break;
				}
				uart0_printf("\r\n\r\nAbort dumping by pressing any key. If no data is shown,\r\n");
				uart0_printf("the selected device is not responding. Press any key to continue.\r\n\r\n");
				while(io_uart0_read_byte() == -1);
				while(io_uart0_read_byte() != -1);
				for(i=0; i<0xFFFF; i++){
						data = -1;
						while(data < 0){
							data = io_i2c0_byte_transfer('r', device_id, i, 2, 0x00);
							if(io_uart0_read_byte() != -1){
								function_sel = 'X';
								break;
							}
						}
						if(function_sel == 'X'){
							uart0_printf("\r\n\r\nAborted!");
							break;
						}
						io_uart0_send_byte(data);
				}
				uart0_printf("\r\n\r\nDumping completed.\r\n\r\nSelect: ");
				break;

			// Automatic boot configuration
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			case 'a':
				io_uart0_send_byte((char)function_sel);
				uart0_printf("\r\n\r\nAutomatic boot configuration for power-up:\r\n");
				uart0_printf("[3210] configuration DIP switch\r\n 0000 - Start bootloader console\r\n 0001 - Automatic boot from core RAM\r\n");
				uart0_printf(" 0010 - Automatic boot from I2C EEPROM (Address 0xA0)\r\n\r\nSelect: ");
				break;

			// Help screen
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			case 'h':
				io_uart0_send_byte((char)function_sel);
//				io_uart0_send_byte((char)function_sel);

				help_info();
				// uart0_printf("\r\n\r\nSTORM SoC bootloader\r\n");
				// uart0_printf("'0': Execute program in RAM.\r\n");
				// uart0_printf("'1': Write 'storm_program.bin' to the core's RAM via UART.\r\n");
				// uart0_printf("'2': Print current content of complete core RAM.\r\n");
				// uart0_printf("'3': Load boot image from EEPROM and start application.\r\n");
				// uart0_printf("'4': Write 'storm_program.bin' to I2C EEPROM via UART.\r\n");
				// uart0_printf("'5': Print content of I2C EEPROM.\r\n");
				// uart0_printf("'a': Show DIP switch configurations for automatic boot.\r\n");
				// uart0_printf("'h': Show this screen.\r\n");
				// uart0_printf("'r': Reset system.\r\n\r\n");
				// uart0_printf("Boot EEPROM: 24xxnnn (like 24AA64), 7 bit address + dont-care bit,\r\n");
				// uart0_printf("connected to I2C_CONTROLLER_0, operating frequency is 100kHz,\r\n");
				// uart0_printf("maximum EEPROM size = 65536 byte => 16 bit addresses,\r\n");
				// uart0_printf("fixed boot device address: 0xA0\r\n\r\n");
				// uart0_printf("Terminal setup: 9600 baud, 8 data bits, no parity, 1 stop bit\r\n\r\n");
				// uart0_printf("For more information see the STORM Core / STORM SoC datasheet\r\n");
				// uart0_printf("http://opencores.org/project,storm_core\r\n");
				// uart0_printf("http://opencores.org/project,storm_soc\r\n");
				// uart0_printf("Contact: stnolting@googlemail.com\r\n");
				// uart0_printf("(c) 2012 by Stephan Nolting\r\n\r\nSelect: ");
				break;

			// back to the future
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			case 'f':
				io_uart0_send_byte((char)function_sel);
				uart0_printf("\r\n\r\nWe'll send you back - to the future!.\r\n\r\n");
				uart0_printf(" - Doctor Emmet L. Brown\r\n\r\nSelect: ");
				break;

			// restart system
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			case 'r':
				io_uart0_send_byte((char)function_sel);
				asm volatile ("mov r0,     #0x0FF00000");
				asm volatile ("add pc, r0, #0xF0000000"); // jump to bootloader
				while(1);
				break;

			// no input
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			case -1:
				break;

			// invalid selection
			// ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
			default:
				io_uart0_send_byte((char)function_sel);
				uart0_printf(" Invalid operation!\r\nTry again: ");
				break;

		}

		// start application request
		if(start_app != 0)
   109d0:	e3560000 	cmp	r6, #0	; 0x0
   109d4:	0affffcd 	beq	10910 <main+0xc4>
			break;

	}

	// start application
	uart0_printf("\r\n\r\n-> Starting application...\r\n\r\n");
   109d8:	e59f0700 	ldr	r0, [pc, #1792]	; 110e0 <.text+0x10e0>
   109dc:	ebfffed2 	bl	1052c <uart0_printf>
	set_syscpreg(0x00, SYS_IO);
   109e0:	e3a0100d 	mov	r1, #13	; 0xd
   109e4:	e3a00000 	mov	r0, #0	; 0x0
   109e8:	ebfffeba 	bl	104d8 <set_syscpreg>

	// disable write-through strategy
	uart0_printf("\r\n\r\n-> disable write-through strategy...\r\n\r\n");
   109ec:	e59f06f0 	ldr	r0, [pc, #1776]	; 110e4 <.text+0x10e4>
   109f0:	ebfffecd 	bl	1052c <uart0_printf>
	set_syscpreg(get_syscpreg(SYS_CTRL_0) & ~(1<<DC_WTHRU), SYS_CTRL_0);
   109f4:	e3a00006 	mov	r0, #6	; 0x6
   109f8:	ebfffe80 	bl	10400 <get_syscpreg>
   109fc:	e3a01006 	mov	r1, #6	; 0x6
   10a00:	e3c00008 	bic	r0, r0, #8	; 0x8
   10a04:	ebfffeb3 	bl	104d8 <set_syscpreg>

	uart0_printf("\r\n\r\n-> jump to application...\r\n\r\n");
   10a08:	e59f06d8 	ldr	r0, [pc, #1752]	; 110e8 <.text+0x10e8>
   10a0c:	ebfffec6 	bl	1052c <uart0_printf>
	// jump to application
	_jump_to_program(JUMPADDRESS);
   10a10:	e3a00301 	mov	r0, #67108864	; 0x4000000
   10a14:	ebfffd8f 	bl	10058 <_jump_to_program>
//	asm volatile ("mov pc, #0");
	uart0_printf("!!should not be here!!\r\n");
   10a18:	e59f06cc 	ldr	r0, [pc, #1740]	; 110ec <.text+0x10ec>
   10a1c:	ebfffec2 	bl	1052c <uart0_printf>
   10a20:	eafffffe 	b	10a20 <main+0x1d4>
   10a24:	e3540034 	cmp	r4, #52	; 0x34
   10a28:	0a000029 	beq	10ad4 <main+0x288>
   10a2c:	ca00001c 	bgt	10aa4 <main+0x258>
   10a30:	e3540031 	cmp	r4, #49	; 0x31
   10a34:	0a000036 	beq	10b14 <main+0x2c8>
   10a38:	da00009b 	ble	10cac <main+0x460>
   10a3c:	e3540032 	cmp	r4, #50	; 0x32
   10a40:	0a0000a5 	beq	10cdc <main+0x490>
   10a44:	e3540033 	cmp	r4, #51	; 0x33
   10a48:	1a00009b 	bne	10cbc <main+0x470>
   10a4c:	e1a00004 	mov	r0, r4
   10a50:	ebfffde2 	bl	101e0 <io_uart0_send_byte>
   10a54:	e59f0694 	ldr	r0, [pc, #1684]	; 110f0 <.text+0x10f0>
   10a58:	ebfffeb3 	bl	1052c <uart0_printf>
   10a5c:	e1a00009 	mov	r0, r9
   10a60:	e3a01002 	mov	r1, #2	; 0x2
   10a64:	e3a02001 	mov	r2, #1	; 0x1
   10a68:	ebfffebd 	bl	10564 <uart0_scanf>
   10a6c:	e3a01002 	mov	r1, #2	; 0x2
   10a70:	e1a00009 	mov	r0, r9
   10a74:	ebffff22 	bl	10704 <hex_string_to_long>
   10a78:	e21010ff 	ands	r1, r0, #255	; 0xff
   10a7c:	11a04001 	movne	r4, r1
   10a80:	13a06000 	movne	r6, #0	; 0x0
   10a84:	1affffa9 	bne	10930 <main+0xe4>
   10a88:	e59f0664 	ldr	r0, [pc, #1636]	; 110f4 <.text+0x10f4>
   10a8c:	ebfffea6 	bl	1052c <uart0_printf>
   10a90:	eaffff9e 	b	10910 <main+0xc4>
   10a94:	e3a04033 	mov	r4, #51	; 0x33
   10a98:	e28da006 	add	sl, sp, #6	; 0x6
   10a9c:	e28d900f 	add	r9, sp, #15	; 0xf
   10aa0:	eaffff9c 	b	10918 <main+0xcc>
   10aa4:	e3540066 	cmp	r4, #102	; 0x66
   10aa8:	0a00002a 	beq	10b58 <main+0x30c>
   10aac:	da0000b0 	ble	10d74 <main+0x528>
   10ab0:	e3540068 	cmp	r4, #104	; 0x68
   10ab4:	0a000112 	beq	10f04 <main+0x6b8>
   10ab8:	e3540072 	cmp	r4, #114	; 0x72
   10abc:	1a00007e 	bne	10cbc <main+0x470>
   10ac0:	e1a00004 	mov	r0, r4
   10ac4:	ebfffdc5 	bl	101e0 <io_uart0_send_byte>
   10ac8:	e3a006ff 	mov	r0, #267386880	; 0xff00000
   10acc:	e280f20f 	add	pc, r0, #-268435456	; 0xf0000000
   10ad0:	eafffffe 	b	10ad0 <main+0x284>
   10ad4:	e1a00004 	mov	r0, r4
   10ad8:	ebfffdc0 	bl	101e0 <io_uart0_send_byte>
   10adc:	e59f060c 	ldr	r0, [pc, #1548]	; 110f0 <.text+0x10f0>
   10ae0:	ebfffe91 	bl	1052c <uart0_printf>
   10ae4:	e1a00009 	mov	r0, r9
   10ae8:	e3a01002 	mov	r1, #2	; 0x2
   10aec:	e3a02001 	mov	r2, #1	; 0x1
   10af0:	ebfffe9b 	bl	10564 <uart0_scanf>
   10af4:	e1a00009 	mov	r0, r9
   10af8:	e3a01002 	mov	r1, #2	; 0x2
   10afc:	ebffff00 	bl	10704 <hex_string_to_long>
   10b00:	e21080ff 	ands	r8, r0, #255	; 0xff
   10b04:	1a0000a7 	bne	10da8 <main+0x55c>
   10b08:	e59f05e8 	ldr	r0, [pc, #1512]	; 110f8 <.text+0x10f8>
   10b0c:	ebfffe86 	bl	1052c <uart0_printf>
   10b10:	eaffff7e 	b	10910 <main+0xc4>
   10b14:	e1a00004 	mov	r0, r4
   10b18:	ebfffdb0 	bl	101e0 <io_uart0_send_byte>
   10b1c:	e59f05d8 	ldr	r0, [pc, #1496]	; 110fc <.text+0x10fc>
   10b20:	ebfffe81 	bl	1052c <uart0_printf>
   10b24:	e1a00009 	mov	r0, r9
   10b28:	e3a01004 	mov	r1, #4	; 0x4
   10b2c:	e3a02000 	mov	r2, #0	; 0x0
   10b30:	ebfffe8b 	bl	10564 <uart0_scanf>
   10b34:	e5dd300f 	ldrb	r3, [sp, #15]
   10b38:	e3530053 	cmp	r3, #83	; 0x53
   10b3c:	1a000002 	bne	10b4c <main+0x300>
   10b40:	e5dd3010 	ldrb	r3, [sp, #16]
   10b44:	e353004d 	cmp	r3, #77	; 0x4d
   10b48:	0a0000f1 	beq	10f14 <main+0x6c8>
   10b4c:	e59f05ac 	ldr	r0, [pc, #1452]	; 11100 <.text+0x1100>
   10b50:	ebfffe75 	bl	1052c <uart0_printf>
   10b54:	eaffff6d 	b	10910 <main+0xc4>
   10b58:	e1a00004 	mov	r0, r4
   10b5c:	ebfffd9f 	bl	101e0 <io_uart0_send_byte>
   10b60:	e59f059c 	ldr	r0, [pc, #1436]	; 11104 <.text+0x1104>
   10b64:	ebfffe70 	bl	1052c <uart0_printf>
   10b68:	e59f0598 	ldr	r0, [pc, #1432]	; 11108 <.text+0x1108>
   10b6c:	ebfffe6e 	bl	1052c <uart0_printf>
   10b70:	eaffff66 	b	10910 <main+0xc4>
   10b74:	e5dd3011 	ldrb	r3, [sp, #17]
   10b78:	e3530042 	cmp	r3, #66	; 0x42
   10b7c:	1affff91 	bne	109c8 <main+0x17c>
   10b80:	e3500052 	cmp	r0, #82	; 0x52
   10b84:	1affff8f 	bne	109c8 <main+0x17c>
   10b88:	e1a01004 	mov	r1, r4
   10b8c:	e3a02004 	mov	r2, #4	; 0x4
   10b90:	e2433040 	sub	r3, r3, #64	; 0x40
   10b94:	e2800020 	add	r0, r0, #32	; 0x20
   10b98:	e58d5000 	str	r5, [sp]
   10b9c:	ebfffdcb 	bl	102d0 <io_i2c0_byte_transfer>
   10ba0:	e1a01004 	mov	r1, r4
   10ba4:	e5cd000f 	strb	r0, [sp, #15]
   10ba8:	e3a02005 	mov	r2, #5	; 0x5
   10bac:	e3a03002 	mov	r3, #2	; 0x2
   10bb0:	e3a00072 	mov	r0, #114	; 0x72
   10bb4:	e58d5000 	str	r5, [sp]
   10bb8:	ebfffdc4 	bl	102d0 <io_i2c0_byte_transfer>
   10bbc:	e1a01004 	mov	r1, r4
   10bc0:	e5cd0010 	strb	r0, [sp, #16]
   10bc4:	e3a02006 	mov	r2, #6	; 0x6
   10bc8:	e3a03002 	mov	r3, #2	; 0x2
   10bcc:	e3a00072 	mov	r0, #114	; 0x72
   10bd0:	e58d5000 	str	r5, [sp]
   10bd4:	ebfffdbd 	bl	102d0 <io_i2c0_byte_transfer>
   10bd8:	e1a01004 	mov	r1, r4
   10bdc:	e5cd0011 	strb	r0, [sp, #17]
   10be0:	e3a02007 	mov	r2, #7	; 0x7
   10be4:	e3a03002 	mov	r3, #2	; 0x2
   10be8:	e3a00072 	mov	r0, #114	; 0x72
   10bec:	e58d5000 	str	r5, [sp]
   10bf0:	ebfffdb6 	bl	102d0 <io_i2c0_byte_transfer>
   10bf4:	e5cd0012 	strb	r0, [sp, #18]
   10bf8:	e1a00009 	mov	r0, r9
   10bfc:	ebffff0a 	bl	1082c <qbytes_to_long>
   10c00:	e3700004 	cmn	r0, #4	; 0x4
   10c04:	e58d0014 	str	r0, [sp, #20]
   10c08:	0a000024 	beq	10ca0 <main+0x454>
   10c0c:	e1a06005 	mov	r6, r5
   10c10:	e2852008 	add	r2, r5, #8	; 0x8
   10c14:	e1a01004 	mov	r1, r4
   10c18:	e3a03002 	mov	r3, #2	; 0x2
   10c1c:	e3a00072 	mov	r0, #114	; 0x72
   10c20:	e58d6000 	str	r6, [sp]
   10c24:	ebfffda9 	bl	102d0 <io_i2c0_byte_transfer>
   10c28:	e2852009 	add	r2, r5, #9	; 0x9
   10c2c:	e5cd000f 	strb	r0, [sp, #15]
   10c30:	e1a01004 	mov	r1, r4
   10c34:	e3a03002 	mov	r3, #2	; 0x2
   10c38:	e3a00072 	mov	r0, #114	; 0x72
   10c3c:	e58d6000 	str	r6, [sp]
   10c40:	ebfffda2 	bl	102d0 <io_i2c0_byte_transfer>
   10c44:	e285200a 	add	r2, r5, #10	; 0xa
   10c48:	e5cd0010 	strb	r0, [sp, #16]
   10c4c:	e1a01004 	mov	r1, r4
   10c50:	e3a03002 	mov	r3, #2	; 0x2
   10c54:	e3a00072 	mov	r0, #114	; 0x72
   10c58:	e58d6000 	str	r6, [sp]
   10c5c:	ebfffd9b 	bl	102d0 <io_i2c0_byte_transfer>
   10c60:	e285200b 	add	r2, r5, #11	; 0xb
   10c64:	e3a03002 	mov	r3, #2	; 0x2
   10c68:	e5cd0011 	strb	r0, [sp, #17]
   10c6c:	e1a01004 	mov	r1, r4
   10c70:	e3a00072 	mov	r0, #114	; 0x72
   10c74:	e58d6000 	str	r6, [sp]
   10c78:	ebfffd94 	bl	102d0 <io_i2c0_byte_transfer>
   10c7c:	e5cd0012 	strb	r0, [sp, #18]
   10c80:	e1a00009 	mov	r0, r9
   10c84:	ebfffee8 	bl	1082c <qbytes_to_long>
   10c88:	e4850004 	str	r0, [r5], #4
   10c8c:	e59d3014 	ldr	r3, [sp, #20]
   10c90:	e2833004 	add	r3, r3, #4	; 0x4
   10c94:	e1530005 	cmp	r3, r5
   10c98:	13550902 	cmpne	r5, #32768	; 0x8000
   10c9c:	3affffdb 	bcc	10c10 <main+0x3c4>
   10ca0:	e59f0464 	ldr	r0, [pc, #1124]	; 1110c <.text+0x110c>
   10ca4:	ebfffe20 	bl	1052c <uart0_printf>
   10ca8:	eaffff4a 	b	109d8 <main+0x18c>
   10cac:	e3740001 	cmn	r4, #1	; 0x1
   10cb0:	0affff16 	beq	10910 <main+0xc4>
   10cb4:	e3540030 	cmp	r4, #48	; 0x30
   10cb8:	0a000004 	beq	10cd0 <main+0x484>
   10cbc:	e20400ff 	and	r0, r4, #255	; 0xff
   10cc0:	ebfffd46 	bl	101e0 <io_uart0_send_byte>
   10cc4:	e59f0444 	ldr	r0, [pc, #1092]	; 11110 <.text+0x1110>
   10cc8:	ebfffe17 	bl	1052c <uart0_printf>
   10ccc:	eaffff0f 	b	10910 <main+0xc4>
   10cd0:	e1a00004 	mov	r0, r4
   10cd4:	ebfffd41 	bl	101e0 <io_uart0_send_byte>
   10cd8:	eaffff3e 	b	109d8 <main+0x18c>
   10cdc:	e1a00004 	mov	r0, r4
   10ce0:	ebfffd3e 	bl	101e0 <io_uart0_send_byte>
   10ce4:	e59f0428 	ldr	r0, [pc, #1064]	; 11114 <.text+0x1114>
   10ce8:	ebfffe0f 	bl	1052c <uart0_printf>
   10cec:	ebfffd35 	bl	101c8 <io_uart0_read_byte>
   10cf0:	e3700001 	cmn	r0, #1	; 0x1
   10cf4:	0afffffc 	beq	10cec <main+0x4a0>
   10cf8:	ebfffd32 	bl	101c8 <io_uart0_read_byte>
   10cfc:	e3700001 	cmn	r0, #1	; 0x1
   10d00:	1afffffc 	bne	10cf8 <main+0x4ac>
   10d04:	e3a05301 	mov	r5, #67108864	; 0x4000000
   10d08:	e5950000 	ldr	r0, [r5]
   10d0c:	e1a0100a 	mov	r1, sl
   10d10:	e3a02008 	mov	r2, #8	; 0x8
   10d14:	ebfffe32 	bl	105e4 <long_to_hex_string>
   10d18:	e5dd0006 	ldrb	r0, [sp, #6]
   10d1c:	e3500000 	cmp	r0, #0	; 0x0
   10d20:	0a000005 	beq	10d3c <main+0x4f0>
   10d24:	e3a04000 	mov	r4, #0	; 0x0
   10d28:	e2844001 	add	r4, r4, #1	; 0x1
   10d2c:	ebfffd2b 	bl	101e0 <io_uart0_send_byte>
   10d30:	e7d4000a 	ldrb	r0, [r4, sl]
   10d34:	e3500000 	cmp	r0, #0	; 0x0
   10d38:	1afffffa 	bne	10d28 <main+0x4dc>
   10d3c:	e3a00020 	mov	r0, #32	; 0x20
   10d40:	ebfffd26 	bl	101e0 <io_uart0_send_byte>
   10d44:	ebfffd1f 	bl	101c8 <io_uart0_read_byte>
   10d48:	e3700001 	cmn	r0, #1	; 0x1
   10d4c:	1a000005 	bne	10d68 <main+0x51c>
   10d50:	e3a03301 	mov	r3, #67108864	; 0x4000000
   10d54:	e2833e9e 	add	r3, r3, #2528	; 0x9e0
   10d58:	e2855004 	add	r5, r5, #4	; 0x4
   10d5c:	e2833004 	add	r3, r3, #4	; 0x4
   10d60:	e1550003 	cmp	r5, r3
   10d64:	1affffe7 	bne	10d08 <main+0x4bc>
   10d68:	e59f03a8 	ldr	r0, [pc, #936]	; 11118 <.text+0x1118>
   10d6c:	ebfffdee 	bl	1052c <uart0_printf>
   10d70:	eafffee6 	b	10910 <main+0xc4>
   10d74:	e3540035 	cmp	r4, #53	; 0x35
   10d78:	0a00009c 	beq	10ff0 <main+0x7a4>
   10d7c:	e3540061 	cmp	r4, #97	; 0x61
   10d80:	1affffcd 	bne	10cbc <main+0x470>
   10d84:	e1a00004 	mov	r0, r4
   10d88:	ebfffd14 	bl	101e0 <io_uart0_send_byte>
   10d8c:	e59f0388 	ldr	r0, [pc, #904]	; 1111c <.text+0x111c>
   10d90:	ebfffde5 	bl	1052c <uart0_printf>
   10d94:	e59f0384 	ldr	r0, [pc, #900]	; 11120 <.text+0x1120>
   10d98:	ebfffde3 	bl	1052c <uart0_printf>
   10d9c:	e59f0380 	ldr	r0, [pc, #896]	; 11124 <.text+0x1124>
   10da0:	ebfffde1 	bl	1052c <uart0_printf>
   10da4:	eafffed9 	b	10910 <main+0xc4>
   10da8:	e59f0378 	ldr	r0, [pc, #888]	; 11128 <.text+0x1128>
   10dac:	ebfffdde 	bl	1052c <uart0_printf>
   10db0:	e1a00009 	mov	r0, r9
   10db4:	e3a01004 	mov	r1, #4	; 0x4
   10db8:	e3a02000 	mov	r2, #0	; 0x0
   10dbc:	ebfffde8 	bl	10564 <uart0_scanf>
   10dc0:	e5dd300f 	ldrb	r3, [sp, #15]
   10dc4:	e3530053 	cmp	r3, #83	; 0x53
   10dc8:	1a000002 	bne	10dd8 <main+0x58c>
   10dcc:	e5dd2010 	ldrb	r2, [sp, #16]
   10dd0:	e352004d 	cmp	r2, #77	; 0x4d
   10dd4:	0a000004 	beq	10dec <main+0x5a0>
   10dd8:	e59f034c 	ldr	r0, [pc, #844]	; 1112c <.text+0x112c>
   10ddc:	ebfffdd2 	bl	1052c <uart0_printf>
   10de0:	e59f0348 	ldr	r0, [pc, #840]	; 11130 <.text+0x1130>
   10de4:	ebfffdd0 	bl	1052c <uart0_printf>
   10de8:	eafffec8 	b	10910 <main+0xc4>
   10dec:	e5dd1011 	ldrb	r1, [sp, #17]
   10df0:	e3510042 	cmp	r1, #66	; 0x42
   10df4:	1afffff7 	bne	10dd8 <main+0x58c>
   10df8:	e5dd0012 	ldrb	r0, [sp, #18]
   10dfc:	e3500052 	cmp	r0, #82	; 0x52
   10e00:	1afffff4 	bne	10dd8 <main+0x58c>
   10e04:	e3a04000 	mov	r4, #0	; 0x0
   10e08:	e5c43000 	strb	r3, [r4]
   10e0c:	e1a00000 	nop			(mov r0,r0)
   10e10:	e5c42001 	strb	r2, [r4, #1]
   10e14:	e1a00000 	nop			(mov r0,r0)
   10e18:	e5c41002 	strb	r1, [r4, #2]
   10e1c:	e1a00000 	nop			(mov r0,r0)
   10e20:	e5c40003 	strb	r0, [r4, #3]
   10e24:	e1a00000 	nop			(mov r0,r0)
   10e28:	e241103e 	sub	r1, r1, #62	; 0x3e
   10e2c:	e1a00009 	mov	r0, r9
   10e30:	e1a02004 	mov	r2, r4
   10e34:	ebfffdca 	bl	10564 <uart0_scanf>
   10e38:	e5dd300f 	ldrb	r3, [sp, #15]
   10e3c:	e5c43004 	strb	r3, [r4, #4]
   10e40:	e5dd2010 	ldrb	r2, [sp, #16]
   10e44:	e5c42005 	strb	r2, [r4, #5]
   10e48:	e5dd3011 	ldrb	r3, [sp, #17]
   10e4c:	e5c43006 	strb	r3, [r4, #6]
   10e50:	e5dd2012 	ldrb	r2, [sp, #18]
   10e54:	e1a00009 	mov	r0, r9
   10e58:	e5c42007 	strb	r2, [r4, #7]
   10e5c:	ebfffe72 	bl	1082c <qbytes_to_long>
   10e60:	e3a03cff 	mov	r3, #65280	; 0xff00
   10e64:	e28330fc 	add	r3, r3, #252	; 0xfc
   10e68:	e1500003 	cmp	r0, r3
   10e6c:	e1a05000 	mov	r5, r0
   10e70:	8a00008b 	bhi	110a4 <main+0x858>
   10e74:	e3700004 	cmn	r0, #4	; 0x4
   10e78:	12844008 	addne	r4, r4, #8	; 0x8
   10e7c:	1280600b 	addne	r6, r0, #11	; 0xb
   10e80:	0a000006 	beq	10ea0 <main+0x654>
   10e84:	ebfffccf 	bl	101c8 <io_uart0_read_byte>
   10e88:	e3700001 	cmn	r0, #1	; 0x1
   10e8c:	0afffffc 	beq	10e84 <main+0x638>
   10e90:	e1560004 	cmp	r6, r4
   10e94:	e5c40000 	strb	r0, [r4]
   10e98:	e2844001 	add	r4, r4, #1	; 0x1
   10e9c:	1afffff8 	bne	10e84 <main+0x638>
   10ea0:	e59f028c 	ldr	r0, [pc, #652]	; 11134 <.text+0x1134>
   10ea4:	ebfffda0 	bl	1052c <uart0_printf>
   10ea8:	e59f0288 	ldr	r0, [pc, #648]	; 11138 <.text+0x1138>
   10eac:	ebfffd9e 	bl	1052c <uart0_printf>
   10eb0:	e375000c 	cmn	r5, #12	; 0xc
   10eb4:	0a00000f 	beq	10ef8 <main+0x6ac>
   10eb8:	e3a04000 	mov	r4, #0	; 0x0
   10ebc:	e285700c 	add	r7, r5, #12	; 0xc
   10ec0:	e1a06004 	mov	r6, r4
   10ec4:	e5d45000 	ldrb	r5, [r4]
   10ec8:	e3a00077 	mov	r0, #119	; 0x77
   10ecc:	e1a01008 	mov	r1, r8
   10ed0:	e1a02006 	mov	r2, r6
   10ed4:	e3a03002 	mov	r3, #2	; 0x2
   10ed8:	e58d5000 	str	r5, [sp]
   10edc:	ebfffcfb 	bl	102d0 <io_i2c0_byte_transfer>
   10ee0:	e3500000 	cmp	r0, #0	; 0x0
   10ee4:	1afffff7 	bne	10ec8 <main+0x67c>
   10ee8:	e2844001 	add	r4, r4, #1	; 0x1
   10eec:	e1570004 	cmp	r7, r4
   10ef0:	e1a06004 	mov	r6, r4
   10ef4:	1afffff2 	bne	10ec4 <main+0x678>
   10ef8:	e59f023c 	ldr	r0, [pc, #572]	; 1113c <.text+0x113c>
   10efc:	ebfffd8a 	bl	1052c <uart0_printf>
   10f00:	eaffffb6 	b	10de0 <main+0x594>
   10f04:	e1a00004 	mov	r0, r4
   10f08:	ebfffcb4 	bl	101e0 <io_uart0_send_byte>
   10f0c:	ebfffe17 	bl	10770 <help_info>
   10f10:	eafffe7e 	b	10910 <main+0xc4>
   10f14:	e5dd3011 	ldrb	r3, [sp, #17]
   10f18:	e3530042 	cmp	r3, #66	; 0x42
   10f1c:	1affff0a 	bne	10b4c <main+0x300>
   10f20:	e5dd3012 	ldrb	r3, [sp, #18]
   10f24:	e3530052 	cmp	r3, #82	; 0x52
   10f28:	1affff07 	bne	10b4c <main+0x300>
   10f2c:	e3a01004 	mov	r1, #4	; 0x4
   10f30:	e3a02000 	mov	r2, #0	; 0x0
   10f34:	e1a00009 	mov	r0, r9
   10f38:	ebfffd89 	bl	10564 <uart0_scanf>
   10f3c:	e1a00009 	mov	r0, r9
   10f40:	ebfffe39 	bl	1082c <qbytes_to_long>
   10f44:	e3a03402 	mov	r3, #33554432	; 0x2000000
   10f48:	e2433008 	sub	r3, r3, #8	; 0x8
   10f4c:	e1500003 	cmp	r0, r3
   10f50:	e58d0014 	str	r0, [sp, #20]
   10f54:	8a00004f 	bhi	11098 <main+0x84c>
   10f58:	e2804301 	add	r4, r0, #67108864	; 0x4000000
   10f5c:	e2844004 	add	r4, r4, #4	; 0x4
   10f60:	e3540301 	cmp	r4, #67108864	; 0x4000000
   10f64:	0a00000a 	beq	10f94 <main+0x748>
   10f68:	e3a05301 	mov	r5, #67108864	; 0x4000000
   10f6c:	e3a01004 	mov	r1, #4	; 0x4
   10f70:	e3a02000 	mov	r2, #0	; 0x0
   10f74:	e1a00009 	mov	r0, r9
   10f78:	ebfffd79 	bl	10564 <uart0_scanf>
   10f7c:	e1a00009 	mov	r0, r9
   10f80:	ebfffe29 	bl	1082c <qbytes_to_long>
   10f84:	e4850004 	str	r0, [r5], #4
   10f88:	e1550004 	cmp	r5, r4
   10f8c:	1afffff6 	bne	10f6c <main+0x720>
   10f90:	e1a04005 	mov	r4, r5
   10f94:	e59f01a4 	ldr	r0, [pc, #420]	; 11140 <.text+0x1140>
   10f98:	ebfffd63 	bl	1052c <uart0_printf>
   10f9c:	e1a0100a 	mov	r1, sl
   10fa0:	e3a02008 	mov	r2, #8	; 0x8
   10fa4:	e1a00004 	mov	r0, r4
   10fa8:	ebfffd8d 	bl	105e4 <long_to_hex_string>
   10fac:	e1a0000a 	mov	r0, sl
   10fb0:	ebfffd5d 	bl	1052c <uart0_printf>
   10fb4:	e59f0188 	ldr	r0, [pc, #392]	; 11144 <.text+0x1144>
   10fb8:	ebfffd5b 	bl	1052c <uart0_printf>
   10fbc:	e59f0184 	ldr	r0, [pc, #388]	; 11148 <.text+0x1148>
   10fc0:	ebfffd59 	bl	1052c <uart0_printf>
   10fc4:	e59f0180 	ldr	r0, [pc, #384]	; 1114c <.text+0x114c>
   10fc8:	ebfffd57 	bl	1052c <uart0_printf>
   10fcc:	e1a00004 	mov	r0, r4
   10fd0:	e1a0100a 	mov	r1, sl
   10fd4:	e3a02008 	mov	r2, #8	; 0x8
   10fd8:	ebfffd81 	bl	105e4 <long_to_hex_string>
   10fdc:	e1a0000a 	mov	r0, sl
   10fe0:	ebfffd51 	bl	1052c <uart0_printf>
   10fe4:	e59f0158 	ldr	r0, [pc, #344]	; 11144 <.text+0x1144>
   10fe8:	ebfffd4f 	bl	1052c <uart0_printf>
   10fec:	eafffe47 	b	10910 <main+0xc4>
   10ff0:	e1a00004 	mov	r0, r4
   10ff4:	ebfffc79 	bl	101e0 <io_uart0_send_byte>
   10ff8:	e59f0150 	ldr	r0, [pc, #336]	; 11150 <.text+0x1150>
   10ffc:	ebfffd4a 	bl	1052c <uart0_printf>
   11000:	e1a00009 	mov	r0, r9
   11004:	e3a01002 	mov	r1, #2	; 0x2
   11008:	e3a02001 	mov	r2, #1	; 0x1
   1100c:	ebfffd54 	bl	10564 <uart0_scanf>
   11010:	e1a00009 	mov	r0, r9
   11014:	e3a01002 	mov	r1, #2	; 0x2
   11018:	ebfffdb9 	bl	10704 <hex_string_to_long>
   1101c:	e21060ff 	ands	r6, r0, #255	; 0xff
   11020:	0afffe98 	beq	10a88 <main+0x23c>
   11024:	e59f0128 	ldr	r0, [pc, #296]	; 11154 <.text+0x1154>
   11028:	ebfffd3f 	bl	1052c <uart0_printf>
   1102c:	e59f0124 	ldr	r0, [pc, #292]	; 11158 <.text+0x1158>
   11030:	ebfffd3d 	bl	1052c <uart0_printf>
   11034:	ebfffc63 	bl	101c8 <io_uart0_read_byte>
   11038:	e3700001 	cmn	r0, #1	; 0x1
   1103c:	0afffffc 	beq	11034 <main+0x7e8>
   11040:	ebfffc60 	bl	101c8 <io_uart0_read_byte>
   11044:	e3700001 	cmn	r0, #1	; 0x1
   11048:	1afffffc 	bne	11040 <main+0x7f4>
	while(1);
   1104c:	e3a05000 	mov	r5, #0	; 0x0
   11050:	ea000001 	b	1105c <main+0x810>
   11054:	e3540000 	cmp	r4, #0	; 0x0
   11058:	aa000014 	bge	110b0 <main+0x864>
   1105c:	e3a0c000 	mov	ip, #0	; 0x0
   11060:	e1a02005 	mov	r2, r5
   11064:	e1a01006 	mov	r1, r6
   11068:	e3a03002 	mov	r3, #2	; 0x2
   1106c:	e3a00072 	mov	r0, #114	; 0x72
   11070:	e58dc000 	str	ip, [sp]
   11074:	ebfffc95 	bl	102d0 <io_i2c0_byte_transfer>
   11078:	e1a04000 	mov	r4, r0
   1107c:	ebfffc51 	bl	101c8 <io_uart0_read_byte>
   11080:	e3700001 	cmn	r0, #1	; 0x1
   11084:	e1a00004 	mov	r0, r4
   11088:	0afffff1 	beq	11054 <main+0x808>
   1108c:	e59f00c8 	ldr	r0, [pc, #200]	; 1115c <.text+0x115c>
   11090:	ebfffd25 	bl	1052c <uart0_printf>
   11094:	eaffff33 	b	10d68 <main+0x51c>
   11098:	e59f00c0 	ldr	r0, [pc, #192]	; 11160 <.text+0x1160>
   1109c:	ebfffd22 	bl	1052c <uart0_printf>
   110a0:	eafffe1a 	b	10910 <main+0xc4>
   110a4:	e59f00b8 	ldr	r0, [pc, #184]	; 11164 <.text+0x1164>
   110a8:	ebfffd1f 	bl	1052c <uart0_printf>
   110ac:	eafffe17 	b	10910 <main+0xc4>
   110b0:	ebfffc4a 	bl	101e0 <io_uart0_send_byte>
   110b4:	e3a03801 	mov	r3, #65536	; 0x10000
   110b8:	e2855001 	add	r5, r5, #1	; 0x1
   110bc:	e2433001 	sub	r3, r3, #1	; 0x1
   110c0:	e1550003 	cmp	r5, r3
   110c4:	1affffe4 	bne	1105c <main+0x810>
   110c8:	eaffff26 	b	10d68 <main+0x51c>
   110cc:	000115e0 	andeq	r1, r1, r0, ror #11
   110d0:	000115f8 	streqd	r1, [r1], -r8
   110d4:	00011600 	andeq	r1, r1, r0, lsl #12
   110d8:	000117d4 	ldreqd	r1, [r1], -r4
   110dc:	00011838 	andeq	r1, r1, r8, lsr r8
   110e0:	00011b98 	muleq	r1, r8, fp
   110e4:	00011bbc 	streqh	r1, [r1], -ip
   110e8:	00011bec 	andeq	r1, r1, ip, ror #23
   110ec:	00011c10 	andeq	r1, r1, r0, lsl ip
   110f0:	00011778 	andeq	r1, r1, r8, ror r7
   110f4:	000117b4 	streqh	r1, [r1], -r4
   110f8:	00011864 	andeq	r1, r1, r4, ror #16
   110fc:	00011610 	andeq	r1, r1, r0, lsl r6
   11100:	000116e4 	andeq	r1, r1, r4, ror #13
   11104:	00011b1c 	andeq	r1, r1, ip, lsl fp
   11108:	00011b4c 	andeq	r1, r1, ip, asr #22
   1110c:	00011824 	andeq	r1, r1, r4, lsr #16
   11110:	00011b74 	andeq	r1, r1, r4, ror fp
   11114:	0001170c 	andeq	r1, r1, ip, lsl #14
   11118:	00011754 	andeq	r1, r1, r4, asr r7
   1111c:	00011a38 	andeq	r1, r1, r8, lsr sl
   11120:	00011a6c 	andeq	r1, r1, ip, ror #20
   11124:	00011ad8 	ldreqd	r1, [r1], -r8
   11128:	00011884 	andeq	r1, r1, r4, lsl #17
   1112c:	00011950 	andeq	r1, r1, r0, asr r9
   11130:	00011b68 	andeq	r1, r1, r8, ror #22
   11134:	00011908 	andeq	r1, r1, r8, lsl #18
   11138:	00011920 	andeq	r1, r1, r0, lsr #18
   1113c:	00011940 	andeq	r1, r1, r0, asr #18
   11140:	000116ac 	andeq	r1, r1, ip, lsr #13
   11144:	000116c0 	andeq	r1, r1, r0, asr #13
   11148:	000116c4 	andeq	r1, r1, r4, asr #13
   1114c:	000116d4 	ldreqd	r1, [r1], -r4
   11150:	00011974 	andeq	r1, r1, r4, ror r9
   11154:	000119b0 	streqh	r1, [r1], -r0
   11158:	000119f0 	streqd	r1, [r1], -r0
   1115c:	00011c2c 	andeq	r1, r1, ip, lsr #24
   11160:	00011684 	andeq	r1, r1, r4, lsl #13
   11164:	000118e4 	andeq	r1, r1, r4, ror #17

00011168 <io_enable_xint>:
//		case 14:         asm volatile ("mcr p15,0,%0,c14,c14,0" : /* no outputs */ : "r" (_cp_val)); break;
//		case 15:         asm volatile ("mcr p15,0,%0,c15,c15,0" : /* no outputs */ : "r" (_cp_val)); break;
		default:         break;
	}
}
// ******************************************************************************
// read CMSR value
   static inline unsigned long get_cmsr(void)
// ******************************************************************************
{
	unsigned long _cmsr;
	asm volatile (" mrs %0, cpsr" : "=r" (_cmsr) : /* no inputs */  );
   11168:	e10f3000 	mrs	r3, CPSR
	return _cmsr;
}

// ******************************************************************************
// write CMSR value
   static inline void set_cmsr(unsigned long _cmsr)
// ******************************************************************************
{
	asm volatile (" msr cpsr, %0" : /* no outputs */ : "r" (_cmsr)  );
   1116c:	e3c330c0 	bic	r3, r3, #192	; 0xc0
   11170:	e129f003 	msr	CPSR_fc, r3
}

// ******************************************************************************
// Enable all external INTs
   void io_enable_xint(void)
// ******************************************************************************
{
	unsigned long _cmsr = get_cmsr();
	_cmsr = _cmsr & ~(1<<CMSR_FIQ) &~(1<<CMSR_IRQ);
	set_cmsr(_cmsr);
}
   11174:	e1a0f00e 	mov	pc, lr

00011178 <io_disable_xint>:
   11178:	e10f3000 	mrs	r3, CPSR
   1117c:	e38330c0 	orr	r3, r3, #192	; 0xc0
   11180:	e129f003 	msr	CPSR_fc, r3

// ******************************************************************************
// Disable all global IBTs
   void io_disable_xint(void)
// ******************************************************************************
{
	unsigned long _cmsr = get_cmsr();
	_cmsr = _cmsr | (1<<CMSR_FIQ) | (1<<CMSR_IRQ);
	set_cmsr(_cmsr);
}
   11184:	e1a0f00e 	mov	pc, lr
   11188:	00000000 	andeq	r0, r0, r0
   1118c:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11190:	0d0a2b2d 	vstreq	d2, [sl, #-180]
   11194:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11198:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   1119c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111a0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111a4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111a8:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111ac:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111b0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111b4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111b8:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111bc:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111c0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111c4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111c8:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111cc:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   111d0:	2d2d2d2b 	stccs	13, cr2, [sp, #-172]!
   111d4:	0d0a0000 	stceq	0, cr0, [sl]
   111d8:	7c202020 	stcvc	0, cr2, [r0], #-128
   111dc:	203c3c3c 	eorcss	r3, ip, ip, lsr ip
   111e0:	2053544f 	subcss	r5, r3, pc, asr #8
   111e4:	524d2043 	subpl	r2, sp, #67	; 0x43
   111e8:	6f726520 	svcvs	0x00726520
   111ec:	50726f63 	rsbpls	r6, r2, r3, ror #30
   111f0:	6573736f 	ldrvsb	r7, [r3, #-879]!
   111f4:	72205379 	eorvc	r5, r0, #-469762047	; 0xe4000001
   111f8:	7374656d 	cmnvc	r4, #457179136	; 0x1b400000
   111fc:	202d2042 	eorcs	r2, sp, r2, asr #32
   11200:	79205374 	stmvcdb	r0!, {r2, r4, r5, r6, r8, r9, ip, lr}
   11204:	65706861 	ldrvsb	r6, [r0, #-2145]!
   11208:	6e204e6f 	cdpvs	14, 2, cr4, cr0, cr15, {3}
   1120c:	6c74696e 	ldcvsl	9, cr6, [r4], #-440
   11210:	67203e3e 	undefined
   11214:	3e202020 	cdpcc	0, 2, cr2, cr0, cr0, {1}
   11218:	207c0d0a 	rsbcss	r0, ip, sl, lsl #26
   1121c:	00000000 	andeq	r0, r0, r0
   11220:	2b2d2d2d 	blcs	b5c6dc <__bss_end__+0xb4aaa0>
   11224:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11228:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   1122c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11230:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11234:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11238:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   1123c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11240:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11244:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11248:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   1124c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11250:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11254:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11258:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   1125c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11260:	2d2b0d0a 	stccs	13, cr0, [fp, #-40]!
   11264:	00000000 	andeq	r0, r0, r0
   11268:	7c202020 	stcvc	0, cr2, [r0], #-128
   1126c:	20202020 	eorcs	r2, r0, r0, lsr #32
   11270:	2020426f 	eorcs	r4, r0, pc, ror #4
   11274:	6f746c6f 	svcvs	0x00746c6f
   11278:	61646572 	smcvs	18002
   1127c:	20666f72 	rsbcs	r6, r6, r2, ror pc
   11280:	2053544f 	subcss	r5, r3, pc, asr #8
   11284:	524d2053 	subpl	r2, sp, #83	; 0x53
   11288:	6f432020 	svcvs	0x00432020
   1128c:	20566572 	subcss	r6, r6, r2, ror r5
   11290:	73696f6e 	cmnvc	r9, #440	; 0x1b8
   11294:	3a203230 	bcc	81db5c <__bss_end__+0x80bf20>
   11298:	31323035 	teqcc	r2, r5, lsr r0
   1129c:	32342d44 	eorccs	r2, r4, #4352	; 0x1100
   112a0:	20202020 	eorcs	r2, r0, r0, lsr #32
   112a4:	20202020 	eorcs	r2, r0, r0, lsr #32
   112a8:	207c0d0a 	rsbcss	r0, ip, sl, lsl #26
   112ac:	00000000 	andeq	r0, r0, r0
   112b0:	7c202020 	stcvc	0, cr2, [r0], #-128
   112b4:	20202020 	eorcs	r2, r0, r0, lsr #32
   112b8:	20202020 	eorcs	r2, r0, r0, lsr #32
   112bc:	20202020 	eorcs	r2, r0, r0, lsr #32
   112c0:	436f6e74 	cmnmi	pc, #1856	; 0x740
   112c4:	6163743a 	cmnvs	r3, sl, lsr r4
   112c8:	2073746e 	rsbcss	r7, r3, lr, ror #8
   112cc:	6f6c7469 	svcvs	0x006c7469
   112d0:	6e674067 	cdpvs	0, 6, cr4, cr7, cr7, {3}
   112d4:	6f6f676c 	svcvs	0x006f676c
   112d8:	656d6169 	strvsb	r6, [sp, #-361]!
   112dc:	6c2e636f 	stcvs	3, cr6, [lr], #-444
   112e0:	6d202020 	stcvs	0, cr2, [r0, #-128]!
   112e4:	20202020 	eorcs	r2, r0, r0, lsr #32
   112e8:	20202020 	eorcs	r2, r0, r0, lsr #32
   112ec:	20202020 	eorcs	r2, r0, r0, lsr #32
   112f0:	207c0d0a 	rsbcss	r0, ip, sl, lsl #26
   112f4:	00000000 	andeq	r0, r0, r0
   112f8:	2b2d2d2d 	blcs	b5c7b4 <__bss_end__+0xb4ab78>
   112fc:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11300:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11304:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11308:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   1130c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11310:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11314:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11318:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   1131c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11320:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11324:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11328:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   1132c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11330:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11334:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!
   11338:	2d2b0d0a 	stccs	13, cr0, [fp, #-40]!
   1133c:	0d0a0000 	stceq	0, cr0, [sl]
   11340:	636f6e6e 	cmnvs	pc, #1760	; 0x6e0
   11344:	65637465 	strvsb	r7, [r3, #-1125]!
   11348:	6420746f 	strvst	r7, [r0], #-1135
   1134c:	20493243 	subcs	r3, r9, r3, asr #4
   11350:	5f434f4e 	svcpl	0x00434f4e
   11354:	54524f4c 	ldrplb	r4, [r2], #-3916
   11358:	4c45525f 	sfmmi	f5, 2, [r5], {95}
   1135c:	302c206f 	eorcc	r2, ip, pc, rrx
   11360:	70657261 	rsbvc	r7, r5, r1, ror #4
   11364:	74696e67 	strvcbt	r6, [r9], #-3687
   11368:	20667265 	rsbcs	r7, r6, r5, ror #4
   1136c:	7175656e 	cmnvc	r5, lr, ror #10
   11370:	63792069 	cmnvs	r9, #105	; 0x69
   11374:	73203130 	teqvc	r0, #12	; 0xc
   11378:	306b487a 	rsbcc	r4, fp, sl, ror r8
   1137c:	2c0d0a00 	stccs	10, cr0, [sp], {0}
   11380:	6d617869 	stcvsl	8, cr7, [r1, #-420]!
   11384:	6d756d20 	ldcvsl	13, cr6, [r5, #-128]!
   11388:	45455052 	strmib	r5, [r5, #-82]
   1138c:	4f4d2073 	svcmi	0x004d2073
   11390:	697a6520 	ldmvsdb	sl!, {r5, r8, sl, sp, lr}^
   11394:	3d203635 	stccc	6, cr3, [r0, #-212]!
   11398:	35333620 	ldrcc	r3, [r3, #-1568]!
   1139c:	62797465 	rsbvss	r7, r9, #1694498816	; 0x65000000
   113a0:	203d3e20 	eorcss	r3, sp, r0, lsr #28
   113a4:	31362062 	teqcc	r6, r2, rrx
   113a8:	69742061 	ldmvsdb	r4!, {r0, r5, r6, sp}^
   113ac:	64647265 	strvsbt	r7, [r4], #-613
   113b0:	73736573 	cmnvc	r3, #482344960	; 0x1cc00000
   113b4:	2c0d0a00 	stccs	10, cr0, [sp], {0}
   113b8:	66697865 	strvsbt	r7, [r9], -r5, ror #16
   113bc:	6420626f 	strvst	r6, [r0], #-623
   113c0:	6f742064 	svcvs	0x00742064
   113c4:	65766963 	ldrvsb	r6, [r6, #-2403]!
   113c8:	65206164 	strvs	r6, [r0, #-356]!
   113cc:	64726573 	ldrvsbt	r6, [r2], #-1395
   113d0:	733a2030 	teqvc	sl, #48	; 0x30
   113d4:	7841300d 	stmvcda	r1, {r0, r2, r3, ip, sp}^
   113d8:	0a0d0a00 	beq	353be0 <__bss_end__+0x341fa4>
   113dc:	426f6f74 	rsbmi	r6, pc, #464	; 0x1d0
   113e0:	20454550 	subcs	r4, r5, r0, asr r5
   113e4:	524f4d3a 	subpl	r4, pc, #3712	; 0xe80
   113e8:	20323478 	eorcss	r3, r2, r8, ror r4
   113ec:	786e6e6e 	stmvcda	lr!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
   113f0:	20286c69 	eorcs	r6, r8, r9, ror #24
   113f4:	6b652032 	blvs	19594c4 <__bss_end__+0x1947888>
   113f8:	34414136 	strccb	r4, [r1], #-310
   113fc:	34292c20 	strcct	r2, [r9], #-3104
   11400:	37206269 	strcc	r6, [r0, -r9, ror #4]!
   11404:	74206164 	strvct	r6, [r0], #-356
   11408:	64726573 	ldrvsbt	r6, [r2], #-1395
   1140c:	73202b20 	teqvc	r0, #32768	; 0x8000
   11410:	646f6e74 	strvsbt	r6, [pc], #3700	; 11418 <io_disable_xint+0x2a0>
   11414:	2d636172 	stfcse	f6, [r3, #-456]!
   11418:	65206269 	strvs	r6, [r0, #-617]!
   1141c:	742c0d0a 	strvct	r0, [ip], #-3338
   11420:	00000000 	andeq	r0, r0, r0
   11424:	203c2057 	eorcss	r2, ip, r7, asr r0
   11428:	656c636f 	strvsb	r6, [ip, #-879]!
   1142c:	6d652074 	stcvsl	0, cr2, [r5, #-464]!
   11430:	6f207468 	svcvs	0x00207468
   11434:	65205354 	strvs	r5, [r0, #-852]!
   11438:	4f524d20 	svcmi	0x00524d20
   1143c:	536f4320 	cmnpl	pc, #-2147483648	; 0x80000000
   11440:	626f6f74 	rsbvs	r6, pc, #464	; 0x1d0
   11444:	6c6f6164 	stfvse	f6, [pc], #-400
   11448:	65722063 	ldrvsb	r2, [r2, #-99]!
   1144c:	6f6e736f 	svcvs	0x006e736f
   11450:	6c652120 	stfvse	f2, [r5], #-128
   11454:	3e0d0a20 	fmacscc	s0, s26, s1
   11458:	3c205365 	stccc	3, cr5, [r0], #-404
   1145c:	6c656374 	stcvsl	3, cr6, [r5], #-464
   11460:	20616e20 	rsbcs	r6, r1, r0, lsr #28
   11464:	6f706572 	svcvs	0x00706572
   11468:	6174696f 	cmnvs	r4, pc, ror #18
   1146c:	6e206672 	mcrvs	6, 1, r6, cr0, cr2, {3}
   11470:	6f6d2074 	svcvs	0x006d2074
   11474:	6865206d 	stmvsda	r5!, {r0, r2, r3, r5, r6, sp}^
   11478:	656e7520 	strvsb	r7, [lr, #-1312]!
   1147c:	62656c6f 	rsbvs	r6, r5, #28416	; 0x6f00
   11480:	77206f72 	undefined
   11484:	20707265 	rsbcss	r7, r0, r5, ror #4
   11488:	7373203e 	cmnvc	r3, #62	; 0x3e
   1148c:	0d0a0000 	stceq	0, cr0, [sl]
   11490:	203c2074 	eorcss	r2, ip, r4, ror r0
   11494:	68652062 	stmvsda	r5!, {r1, r5, r6, sp}^
   11498:	6f6f7420 	svcvs	0x006f7420
   1149c:	6b657920 	blvs	196f924 <__bss_end__+0x195dce8>
   114a0:	666f7220 	strvsbt	r7, [pc], -r0, lsr #4
   114a4:	696d6d65 	stmvsdb	sp!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}^
   114a8:	64696174 	strvsbt	r6, [r9], #-372
   114ac:	65206170 	strvs	r6, [r0, #-368]!
   114b0:	706c6963 	rsbvc	r6, ip, r3, ror #18
   114b4:	6174696f 	cmnvs	r4, pc, ror #18
   114b8:	6e207374 	mcrvs	3, 1, r7, cr0, cr4, {3}
   114bc:	6172742e 	cmnvs	r2, lr, lsr #8
   114c0:	203e0d0a 	eorcss	r0, lr, sl, lsl #26
   114c4:	0d0a0000 	stceq	0, cr0, [sl]
   114c8:	2030202d 	eorcss	r2, r0, sp, lsr #32
   114cc:	20626f6f 	rsbcs	r6, r2, pc, ror #30
   114d0:	74206672 	strvct	r6, [r0], #-1650
   114d4:	6f6d2063 	svcvs	0x006d2063
   114d8:	6f726520 	svcvs	0x00726520
   114dc:	52414d20 	subpl	r4, r1, #2048	; 0x800
   114e0:	28737461 	ldmcsda	r3!, {r0, r5, r6, sl, ip, sp, lr}^
   114e4:	72742061 	rsbvcs	r2, r4, #97	; 0x61
   114e8:	70706c69 	rsbvcs	r6, r0, r9, ror #24
   114ec:	63617469 	cmnvs	r1, #1761607680	; 0x69000000
   114f0:	6f6e290d 	svcvs	0x006e290d
   114f4:	0a203120 	beq	81d97c <__bss_end__+0x80bd40>
   114f8:	2d207072 	stccs	0, cr7, [r0, #-456]!
   114fc:	6f677261 	svcvs	0x00677261
   11500:	6d20636f 	stcvs	3, cr6, [r0, #-444]!
   11504:	72652052 	rsbvc	r2, r5, #82	; 0x52
   11508:	414d2076 	cmpmi	sp, r6, ror r0
   1150c:	69612055 	stmvsdb	r1!, {r0, r2, r4, r6, sp}^
   11510:	4152545f 	cmpmi	r2, pc, asr r4
   11514:	300d0a20 	andcc	r0, sp, r0, lsr #20
   11518:	32202d20 	eorcc	r2, r0, #2048	; 0x800
   1151c:	636f7265 	cmnvs	pc, #1342177286	; 0x50000006
   11520:	2052414d 	subcss	r4, r2, sp, asr #2
   11524:	2064756d 	rsbcs	r7, r4, sp, ror #10
   11528:	700d0a00 	andvc	r0, sp, r0, lsl #20
   1152c:	2033202d 	eorcss	r2, r3, sp, lsr #32
   11530:	20626f6f 	rsbcs	r6, r2, pc, ror #30
   11534:	74206672 	strvct	r6, [r0], #-1650
   11538:	6f6d2049 	svcvs	0x006d2049
   1153c:	32432045 	subcc	r2, r3, #69	; 0x45
   11540:	4550524f 	ldrmib	r5, [r0, #-591]
   11544:	4d0d0a20 	fstsmi	s0, [sp, #-128]
   11548:	34202d20 	strcct	r2, [r0], #-3360
   1154c:	70726f67 	rsbvcs	r6, r2, r7, ror #30
   11550:	72616d20 	rsbvc	r6, r1, #2048	; 0x800
   11554:	49324320 	ldmmidb	r2!, {r5, r8, r9, lr}
   11558:	45455052 	strmib	r5, [r5, #-82]
   1155c:	4f4d2076 	svcmi	0x004d2076
   11560:	69612055 	stmvsdb	r1!, {r0, r2, r4, r6, sp}^
   11564:	4152545f 	cmpmi	r2, pc, asr r4
   11568:	300d0a20 	andcc	r0, sp, r0, lsr #20
   1156c:	35202d20 	strcc	r2, [r0, #-3360]!
   11570:	73686f77 	cmnvc	r8, #476	; 0x1dc
   11574:	20636f6e 	rsbcs	r6, r3, lr, ror #30
   11578:	74656e74 	strvcbt	r6, [r5], #-3700
   1157c:	206f6620 	rsbcs	r6, pc, r0, lsr #12
   11580:	49324320 	ldmmidb	r2!, {r5, r8, r9, lr}
   11584:	45455052 	strmib	r5, [r5, #-82]
   11588:	4f4d0d0a 	svcmi	0x004d0d0a
   1158c:	00000000 	andeq	r0, r0, r0
   11590:	2061202d 	rsbcs	r2, r1, sp, lsr #32
   11594:	20617574 	rsbcs	r7, r1, r4, ror r5
   11598:	6f6d6174 	svcvs	0x006d6174
   1159c:	69632062 	stmvsdb	r3!, {r1, r5, r6, sp}^
   115a0:	6f6f7420 	svcvs	0x006f7420
   115a4:	636f6e66 	cmnvs	pc, #1632	; 0x660
   115a8:	69677572 	stmvsdb	r7!, {r1, r4, r5, r6, r8, sl, ip, sp, lr}^
   115ac:	6174696f 	cmnvs	r4, pc, ror #18
   115b0:	6e0d0a20 	fmacsvs	s0, s26, s1
   115b4:	68202d20 	stmvsda	r0!, {r5, r8, sl, fp, sp}
   115b8:	68656c70 	stmvsda	r5!, {r4, r5, r6, sl, fp, sp, lr}^
   115bc:	0d0a2072 	stceq	0, cr2, [sl, #-456]
   115c0:	202d2072 	eorcs	r2, sp, r2, ror r0
   115c4:	65737461 	ldrvsb	r7, [r3, #-1121]!
   115c8:	72742073 	rsbvcs	r2, r4, #115	; 0x73
   115cc:	79737465 	ldmvcdb	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   115d0:	6d0d0a0d 	fstsvs	s0, [sp, #-52]
   115d4:	0a53656c 	beq	14eab8c <__bss_end__+0x14d8f50>
   115d8:	6563743a 	strvsb	r7, [r3, #-1082]!
   115dc:	20000000 	andcs	r0, r0, r0
   115e0:	41646472 	smcmi	17986
   115e4:	65737320 	ldrvsb	r7, [r3, #-800]!
   115e8:	6f662061 	svcvs	0x00662061
   115ec:	64725f62 	ldrvsbt	r5, [r2], #-3938
   115f0:	75666665 	strvcb	r6, [r6, #-1637]!
   115f4:	723a2000 	eorvcs	r2, sl, #0	; 0x0
   115f8:	200a0d20 	andcs	r0, sl, r0, lsr #26
   115fc:	00000000 	andeq	r0, r0, r0
   11600:	204c6f61 	subcs	r6, ip, r1, ror #30
   11604:	64204164 	strvst	r4, [r0], #-356
   11608:	64726573 	ldrvsbt	r6, [r2], #-1395
   1160c:	733a2000 	teqvc	sl, #0	; 0x0
   11610:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11614:	4170706c 	cmnmi	r0, ip, rrx
   11618:	69636174 	stmvsdb	r3!, {r2, r4, r5, r6, r8, sp, lr}^
   1161c:	696f6e20 	stmvsdb	pc!, {r5, r9, sl, fp, sp, lr}^
   11620:	77696c6c 	strvcb	r6, [r9, -ip, ror #24]!
   11624:	20737461 	rsbcss	r7, r3, r1, ror #8
   11628:	72742061 	rsbvcs	r2, r4, #97	; 0x61
   1162c:	75746f6d 	ldrvcb	r6, [r4, #-3949]!
   11630:	61746963 	cmnvs	r4, r3, ror #18
   11634:	616c6c79 	smcvs	50889
   11638:	20616674 	rsbcs	r6, r1, r4, ror r6
   1163c:	65722064 	ldrvsb	r2, [r2, #-100]!
   11640:	6f776e6c 	svcvs	0x00776e6c
   11644:	6f61642e 	svcvs	0x0061642e
   11648:	0d0a2d3e 	stceq	13, cr2, [sl, #-248]
   1164c:	20576169 	subcss	r6, r7, r9, ror #2
   11650:	74696e67 	strvcbt	r6, [r9], #-3687
   11654:	20666f72 	rsbcs	r6, r6, r2, ror pc
   11658:	20277374 	eorcs	r7, r7, r4, ror r3
   1165c:	6f726d5f 	svcvs	0x00726d5f
   11660:	70726f67 	rsbvcs	r6, r2, r7, ror #30
   11664:	72616d2e 	rsbvc	r6, r1, #2944	; 0xb80
   11668:	62696e27 	rsbvs	r6, r9, #624	; 0x270
   1166c:	20696e20 	rsbcs	r6, r9, r0, lsr #28
   11670:	62797465 	rsbvss	r7, r9, #1694498816	; 0x65000000
   11674:	2d737472 	cfldrdcs	mvd7, [r3, #-456]!
   11678:	65616d20 	strvsb	r6, [r1, #-3360]!
   1167c:	6d6f6465 	cfstrdvs	mvd6, [pc, #-404]!
   11680:	2e2e2e00 	cdpcs	14, 2, cr2, cr14, cr0, {0}
   11684:	20534452 	subcss	r4, r3, r2, asr r4
   11688:	414d2045 	cmpmi	sp, r5, asr #32
   1168c:	52524f52 	subpls	r4, r2, #328	; 0x148
   11690:	21205072 	teqcs	r0, r2, ror r0
   11694:	6f677261 	svcvs	0x00677261
   11698:	6d206669 	stcvs	6, cr6, [r0, #-420]!
   1169c:	6c652074 	stcvsl	0, cr2, [r5], #-464
   116a0:	6f6f2062 	svcvs	0x006f2062
   116a4:	6967210d 	stmvsdb	r7!, {r0, r2, r3, r8, sp}^
   116a8:	0a0d0a00 	beq	353eb0 <__bss_end__+0x342274>
   116ac:	4c617374 	stcmil	3, cr7, [r1], #-464
   116b0:	206d656d 	rsbcs	r6, sp, sp, ror #10
   116b4:	20616363 	rsbcs	r6, r1, r3, ror #6
   116b8:	6573733a 	ldrvsb	r7, [r3, #-826]!
   116bc:	20000000 	andcs	r0, r0, r0
   116c0:	210a0d00 	tstcs	sl, r0, lsl #26
   116c4:	446f6e65 	strmibt	r6, [pc], #3685	; 116cc <io_disable_xint+0x554>
   116c8:	204c6f61 	subcs	r6, ip, r1, ror #30
   116cc:	64696e67 	strvsbt	r6, [r9], #-3687
   116d0:	210d0a00 	tstcs	sp, r0, lsl #20
   116d4:	4c415354 	mcrrmi	3, 5, r5, r1, cr4
   116d8:	20414444 	subcs	r4, r1, r4, asr #8
   116dc:	52455353 	subpl	r5, r5, #1275068417	; 0x4c000001
   116e0:	3a000000 	bcc	116e8 <io_disable_xint+0x570>
   116e4:	20496e76 	subcs	r6, r9, r6, ror lr
   116e8:	616c6964 	cmnvs	ip, r4, ror #18
   116ec:	2070726f 	rsbcss	r7, r0, pc, ror #4
   116f0:	6772616d 	ldrvsb	r6, [r2, -sp, ror #2]!
   116f4:	6d696e67 	stcvsl	14, cr6, [r9, #-412]!
   116f8:	2066696c 	rsbcs	r6, r6, ip, ror #18
   116fc:	65210d0a 	strvs	r0, [r1, #-3338]!
   11700:	0d0a5365 	stceq	3, cr5, [sl, #-404]
   11704:	6c656374 	stcvsl	3, cr6, [r5], #-464
   11708:	3a200000 	bcc	811710 <__bss_end__+0x7ffad4>
   1170c:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11710:	41626f72 	smcmi	9970
   11714:	74206475 	strvct	r6, [r0], #-1141
   11718:	6d70696e 	ldcvsl	9, cr6, [r0, #-440]!
   1171c:	67206279 	undefined
   11720:	20707265 	rsbcss	r7, r0, r5, ror #4
   11724:	7373696e 	cmnvc	r3, #1802240	; 0x1b8000
   11728:	6720616e 	strvs	r6, [r0, -lr, ror #2]!
   1172c:	79206b65 	stmvcdb	r0!, {r0, r2, r5, r6, r8, r9, fp, sp, lr}
   11730:	792e0d0a 	stmvcdb	lr!, {r1, r3, r8, sl, fp}
   11734:	50726573 	rsbpls	r6, r2, r3, ror r5
   11738:	7320616e 	teqvc	r0, #-2147483621	; 0x8000001b
   1173c:	79206b65 	stmvcdb	r0!, {r0, r2, r5, r6, r8, r9, fp, sp, lr}
   11740:	7920746f 	stmvcdb	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
   11744:	20636f6e 	rsbcs	r6, r3, lr, ror #30
   11748:	74696e75 	strvcbt	r6, [r9], #-3701
   1174c:	652e0d0a 	strvs	r0, [lr, #-3338]!
   11750:	0d0a0000 	stceq	0, cr0, [sl]
   11754:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11758:	44756d70 	ldrmibt	r6, [r5], #-3440
   1175c:	696e6720 	stmvsdb	lr!, {r5, r8, r9, sl, sp, lr}^
   11760:	636f6d70 	cmnvs	pc, #7168	; 0x1c00
   11764:	6c657465 	cfstrdvs	mvd7, [r5], #-404
   11768:	642e0d0a 	strvst	r0, [lr], #-3338
   1176c:	0d0a5365 	stceq	3, cr5, [sl, #-404]
   11770:	6c656374 	stcvsl	3, cr6, [r5], #-464
   11774:	3a200000 	bcc	81177c <__bss_end__+0x7ffb40>
   11778:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   1177c:	456e7465 	strmib	r7, [lr, #-1125]!
   11780:	72206465 	eorvc	r6, r0, #1694498816	; 0x65000000
   11784:	76696365 	strvcbt	r6, [r9], -r5, ror #6
   11788:	20616464 	rsbcs	r6, r1, r4, ror #8
   1178c:	72657373 	rsbvc	r7, r5, #-872415231	; 0xcc000001
   11790:	20283278 	eorcs	r3, r8, r8, ror r2
   11794:	20686578 	rsbcs	r6, r8, r8, ror r5
   11798:	5f636861 	svcpl	0x00636861
   1179c:	72732c20 	rsbvcs	r2, r3, #8192	; 0x2000
   117a0:	73657420 	cmnvc	r5, #536870912	; 0x20000000
   117a4:	4c534220 	lfmmi	f4, 2, [r3], {32}
   117a8:	746f2027 	strvcbt	r2, [pc], #39	; 117b0 <io_disable_xint+0x638>
   117ac:	3027293a 	eorcc	r2, r7, sl, lsr r9
   117b0:	20000000 	andcs	r0, r0, r0
   117b4:	20496e76 	subcs	r6, r9, r6, ror lr
   117b8:	616c6964 	cmnvs	ip, r4, ror #18
   117bc:	20616464 	rsbcs	r6, r1, r4, ror #8
   117c0:	72657373 	rsbvc	r7, r5, #-872415231	; 0xcc000001
   117c4:	210d0a0d 	tstcs	sp, sp, lsl #20
   117c8:	0a53656c 	beq	14ead80 <__bss_end__+0x14d9144>
   117cc:	6563743a 	strvsb	r7, [r3, #-1082]!
   117d0:	20000000 	andcs	r0, r0, r0
   117d4:	0d0a4170 	stfeqs	f4, [sl, #-448]
   117d8:	706c6963 	rsbvc	r6, ip, r3, ror #18
   117dc:	6174696f 	cmnvs	r4, pc, ror #18
   117e0:	6e207769 	cdpvs	7, 2, cr7, cr0, cr9, {3}
   117e4:	6c6c2073 	stcvsl	0, cr2, [ip], #-460
   117e8:	74617274 	strvcbt	r7, [r1], #-628
   117ec:	20617574 	rsbcs	r7, r1, r4, ror r5
   117f0:	6f6d6174 	svcvs	0x006d6174
   117f4:	6963616c 	stmvsdb	r3!, {r2, r3, r5, r6, r8, sp, lr}^
   117f8:	6c792061 	ldcvsl	0, cr2, [r9], #-388
   117fc:	66746572 	undefined
   11800:	2075706c 	rsbcss	r7, r5, ip, rrx
   11804:	6f61642e 	svcvs	0x0061642e
   11808:	0d0a2d3e 	stceq	13, cr2, [sl, #-248]
   1180c:	204c6f61 	subcs	r6, ip, r1, ror #30
   11810:	64696e67 	strvsbt	r6, [r9], #-3687
   11814:	20626f6f 	rsbcs	r6, r2, pc, ror #30
   11818:	7420696d 	strvct	r6, [r0], #-2413
   1181c:	6167652e 	cmnvs	r7, lr, lsr #10
   11820:	2e2e0000 	cdpcs	0, 2, cr0, cr14, cr0, {0}
   11824:	2055706c 	subcss	r7, r5, ip, rrx
   11828:	6f616420 	svcvs	0x00616420
   1182c:	636f6d70 	cmnvs	pc, #7168	; 0x1c00
   11830:	6c657465 	cfstrdvs	mvd7, [r5], #-404
   11834:	0d0a0000 	stceq	0, cr0, [sl]
   11838:	20496e76 	subcs	r6, r9, r6, ror lr
   1183c:	616c6964 	cmnvs	ip, r4, ror #18
   11840:	20626f6f 	rsbcs	r6, r2, pc, ror #30
   11844:	74206465 	strvct	r6, [r0], #-1125
   11848:	76696365 	strvcbt	r6, [r9], -r5, ror #6
   1184c:	206f7220 	rsbcs	r7, pc, r0, lsr #4
   11850:	66696c65 	strvsbt	r6, [r9], -r5, ror #24
   11854:	210d0a0d 	tstcs	sp, sp, lsl #20
   11858:	0a53656c 	beq	14eae10 <__bss_end__+0x14d91d4>
   1185c:	6563743a 	strvsb	r7, [r3, #-1082]!
   11860:	20000000 	andcs	r0, r0, r0
   11864:	0d0a496e 	stceq	9, cr4, [sl, #-440]
   11868:	76616c69 	strvcbt	r6, [r1], -r9, ror #24
   1186c:	64206164 	strvst	r6, [r0], #-356
   11870:	64726573 	ldrvsbt	r6, [r2], #-1395
   11874:	73210d0a 	teqvc	r1, #640	; 0x280
   11878:	0d0a5365 	stceq	3, cr5, [sl, #-404]
   1187c:	6c656374 	stcvsl	3, cr6, [r5], #-464
   11880:	3a200000 	bcc	811888 <__bss_end__+0x7ffc4c>
   11884:	0d0a4461 	cfstrseq	mvf4, [sl, #-388]
   11888:	74612077 	strvcbt	r2, [r1], #-119
   1188c:	696c6c20 	stmvsdb	ip!, {r5, sl, fp, sp, lr}^
   11890:	6f766572 	svcvs	0x00766572
   11894:	77726974 	undefined
   11898:	65205241 	strvs	r5, [r0, #-577]!
   1189c:	4d20636f 	stcmi	3, cr6, [r0, #-444]!
   118a0:	6e74656e 	cdpvs	5, 7, cr6, cr4, cr14, {3}
   118a4:	74210d0a 	strvct	r0, [r1], #-3338
   118a8:	2d3e2057 	ldccs	0, cr2, [lr, #-348]!
   118ac:	61697469 	cmnvs	r9, r9, ror #8
   118b0:	6e672066 	cdpvs	0, 6, cr2, cr7, cr6, {3}
   118b4:	6f722027 	svcvs	0x00722027
   118b8:	73746f72 	cmnvc	r4, #456	; 0x1c8
   118bc:	6d5f7072 	ldcvsl	0, cr7, [pc, #-456]
   118c0:	6f677261 	svcvs	0x00677261
   118c4:	6d2e6269 	sfmvs	f6, 4, [lr, #-420]!
   118c8:	6e272069 	cdpvs	0, 2, cr2, cr7, cr9, {3}
   118cc:	6e206279 	mcrvs	2, 1, r6, cr0, cr9, {3}
   118d0:	74652d73 	strvcbt	r2, [r5], #-3443
   118d4:	74726561 	ldrvcbt	r6, [r2], #-1377
   118d8:	6d206d6f 	stcvs	13, cr6, [r0, #-444]!
   118dc:	64652e2e 	strvsbt	r2, [r5], #-3630
   118e0:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
   118e4:	20455252 	subcs	r5, r5, r2, asr r2
   118e8:	4f522120 	svcmi	0x00522120
   118ec:	50726f67 	rsbpls	r6, r2, r7, ror #30
   118f0:	72616d20 	rsbvc	r6, r1, #2048	; 0x800
   118f4:	66696c65 	strvsbt	r6, [r9], -r5, ror #24
   118f8:	20746f6f 	rsbcss	r6, r4, pc, ror #30
   118fc:	20626967 	rsbcs	r6, r2, r7, ror #18
   11900:	210d0a0d 	tstcs	sp, sp, lsl #20
   11904:	0a000000 	beq	1190c <io_disable_xint+0x794>
   11908:	20446f77 	subcs	r6, r4, r7, ror pc
   1190c:	6e6c6f61 	cdpvs	15, 6, cr6, cr12, cr1, {3}
   11910:	6420636f 	strvst	r6, [r0], #-879
   11914:	6d706c65 	ldcvsl	12, cr6, [r0, #-404]!
   11918:	7465640d 	strvcbt	r6, [r5], #-1037
   1191c:	0a000000 	beq	11924 <io_disable_xint+0x7ac>
   11920:	57726974 	undefined
   11924:	696e6720 	stmvsdb	lr!, {r5, r8, r9, sl, sp, lr}^
   11928:	62756666 	rsbvss	r6, r5, #106954752	; 0x6600000
   1192c:	65722074 	ldrvsb	r2, [r2, #-116]!
   11930:	6f206932 	svcvs	0x00206932
   11934:	63204545 	teqvs	r0, #289406976	; 0x11400000
   11938:	50524f4d 	subpls	r4, r2, sp, asr #30
   1193c:	2e2e2e00 	cdpcs	14, 2, cr2, cr14, cr0, {0}
   11940:	20436f6d 	subcs	r6, r3, sp, ror #30
   11944:	706c6574 	rsbvc	r6, ip, r4, ror r5
   11948:	65640d0a 	strvsb	r0, [r4, #-3338]!
   1194c:	0d0a0000 	stceq	0, cr0, [sl]
   11950:	20496e76 	subcs	r6, r9, r6, ror lr
   11954:	616c6964 	cmnvs	ip, r4, ror #18
   11958:	20626f6f 	rsbcs	r6, r2, pc, ror #30
   1195c:	74206465 	strvct	r6, [r0], #-1125
   11960:	76696365 	strvcbt	r6, [r9], -r5, ror #6
   11964:	206f7220 	rsbcs	r7, pc, r0, lsr #4
   11968:	66696c65 	strvsbt	r6, [r9], -r5, ror #24
   1196c:	210d0a0d 	tstcs	sp, sp, lsl #20
   11970:	0a000000 	beq	11978 <io_disable_xint+0x800>
   11974:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11978:	456e7465 	strmib	r7, [lr, #-1125]!
   1197c:	72206465 	eorvc	r6, r0, #1694498816	; 0x65000000
   11980:	76696365 	strvcbt	r6, [r9], -r5, ror #6
   11984:	20616464 	rsbcs	r6, r1, r4, ror #8
   11988:	72657373 	rsbvc	r7, r5, #-872415231	; 0xcc000001
   1198c:	20283220 	eorcs	r3, r8, r0, lsr #4
   11990:	6865782d 	stmvsda	r5!, {r0, r2, r3, r5, fp, ip, sp, lr}^
   11994:	63686172 	cmnvs	r8, #-2147483620	; 0x8000001c
   11998:	732c2073 	teqvc	ip, #115	; 0x73
   1199c:	6574204c 	ldrvsb	r2, [r4, #-76]!
   119a0:	53422074 	movtpl	r2, #8308	; 0x2074
   119a4:	6f202730 	svcvs	0x00202730
   119a8:	27293a20 	strcs	r3, [r9, -r0, lsr #20]!
   119ac:	00000000 	andeq	r0, r0, r0
   119b0:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   119b4:	41626f72 	smcmi	9970
   119b8:	74206475 	strvct	r6, [r0], #-1141
   119bc:	6d70696e 	ldcvsl	9, cr6, [r0, #-440]!
   119c0:	67206279 	undefined
   119c4:	20707265 	rsbcss	r7, r0, r5, ror #4
   119c8:	7373696e 	cmnvc	r3, #1802240	; 0x1b8000
   119cc:	6720616e 	strvs	r6, [r0, -lr, ror #2]!
   119d0:	79206b65 	stmvcdb	r0!, {r0, r2, r5, r6, r8, r9, fp, sp, lr}
   119d4:	792e2049 	stmvcdb	lr!, {r0, r3, r6, sp}
   119d8:	66206e6f 	strvst	r6, [r0], -pc, ror #28
   119dc:	20646174 	rsbcs	r6, r4, r4, ror r1
   119e0:	61206973 	teqvs	r0, r3, ror r9
   119e4:	2073686f 	rsbcss	r6, r3, pc, ror #16
   119e8:	776e2c0d 	strvcb	r2, [lr, -sp, lsl #24]!
   119ec:	0a000000 	beq	119f4 <io_disable_xint+0x87c>
   119f0:	74686520 	strvcbt	r6, [r8], #-1312
   119f4:	73656c65 	cmnvc	r5, #25856	; 0x6500
   119f8:	63746564 	cmnvs	r4, #419430400	; 0x19000000
   119fc:	20646576 	rsbcs	r6, r4, r6, ror r5
   11a00:	69636520 	stmvsdb	r3!, {r5, r8, sl, sp, lr}^
   11a04:	6973206e 	ldmvsdb	r3!, {r1, r2, r3, r5, r6, sp}^
   11a08:	6f742072 	svcvs	0x00742072
   11a0c:	6573706f 	ldrvsb	r7, [r3, #-111]!
   11a10:	6e64696e 	cdpvs	9, 6, cr6, cr4, cr14, {3}
   11a14:	672e2050 	undefined
   11a18:	72657373 	rsbvc	r7, r5, #-872415231	; 0xcc000001
   11a1c:	20616e79 	rsbcs	r6, r1, r9, ror lr
   11a20:	206b6579 	rsbcs	r6, fp, r9, ror r5
   11a24:	20746f20 	rsbcss	r6, r4, r0, lsr #30
   11a28:	636f6e74 	cmnvs	pc, #1856	; 0x740
   11a2c:	696e7565 	stmvsdb	lr!, {r0, r2, r5, r6, r8, sl, ip, sp, lr}^
   11a30:	2e0d0a0d 	fmacscs	s0, s26, s26
   11a34:	0a000000 	beq	11a3c <io_disable_xint+0x8c4>
   11a38:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11a3c:	4175746f 	cmnmi	r5, pc, ror #8
   11a40:	6d617469 	cfstrdvs	mvd7, [r1, #-420]!
   11a44:	6320626f 	teqvs	r0, #-268435450	; 0xf0000006
   11a48:	6f742063 	svcvs	0x00742063
   11a4c:	6f6e6669 	svcvs	0x006e6669
   11a50:	67757261 	ldrvsb	r7, [r5, -r1, ror #4]!
   11a54:	74696f6e 	strvcbt	r6, [r9], #-3950
   11a58:	20666f72 	rsbcs	r6, r6, r2, ror pc
   11a5c:	20706f77 	rsbcss	r6, r0, r7, ror pc
   11a60:	65722d75 	ldrvsb	r2, [r2, #-3445]!
   11a64:	703a0d0a 	eorvcs	r0, sl, sl, lsl #26
   11a68:	00000000 	andeq	r0, r0, r0
   11a6c:	5b333231 	blpl	cde338 <__bss_end__+0xccc6fc>
   11a70:	305d2063 	subccs	r2, sp, r3, rrx
   11a74:	6f6e6669 	svcvs	0x006e6669
   11a78:	67757261 	ldrvsb	r7, [r5, -r1, ror #4]!
   11a7c:	74696f6e 	strvcbt	r6, [r9], #-3950
   11a80:	20444950 	subcs	r4, r4, r0, asr r9
   11a84:	20737769 	rsbcss	r7, r3, r9, ror #14
   11a88:	7463680d 	strvcbt	r6, [r3], #-2061
   11a8c:	0a203030 	beq	81db54 <__bss_end__+0x80bf18>
   11a90:	3030202d 	eorccs	r2, r0, sp, lsr #32
   11a94:	20537461 	subcss	r7, r3, r1, ror #8
   11a98:	72742062 	rsbvcs	r2, r4, #98	; 0x62
   11a9c:	6f6f746c 	svcvs	0x006f746c
   11aa0:	6f616465 	svcvs	0x00616465
   11aa4:	7220636f 	eorvc	r6, r0, #-1140850687	; 0xbc000001
   11aa8:	6e736f6c 	cdpvs	15, 7, cr6, cr3, cr12, {3}
   11aac:	650d0a20 	strvs	r0, [sp, #-2592]
   11ab0:	30303031 	eorccs	r3, r0, r1, lsr r0
   11ab4:	202d2041 	eorcs	r2, sp, r1, asr #32
   11ab8:	75746f6d 	ldrvcb	r6, [r4, #-3949]!
   11abc:	61746963 	cmnvs	r4, r3, ror #18
   11ac0:	20626f6f 	rsbcs	r6, r2, pc, ror #30
   11ac4:	74206672 	strvct	r6, [r0], #-1650
   11ac8:	6f6d2063 	svcvs	0x006d2063
   11acc:	6f726520 	svcvs	0x00726520
   11ad0:	52414d0d 	subpl	r4, r1, #832	; 0x340
   11ad4:	0a000000 	beq	11adc <io_disable_xint+0x964>
   11ad8:	20303031 	eorcss	r3, r0, r1, lsr r0
   11adc:	30202d20 	eorcc	r2, r0, r0, lsr #26
   11ae0:	4175746f 	cmnmi	r5, pc, ror #8
   11ae4:	6d617469 	cfstrdvs	mvd7, [r1, #-420]!
   11ae8:	6320626f 	teqvs	r0, #-268435450	; 0xf0000006
   11aec:	6f742066 	svcvs	0x00742066
   11af0:	726f6d20 	rsbvc	r6, pc, #2048	; 0x800
   11af4:	49324320 	ldmmidb	r2!, {r5, r8, r9, lr}
   11af8:	45455052 	strmib	r5, [r5, #-82]
   11afc:	4f4d2028 	svcmi	0x004d2028
   11b00:	41646472 	smcmi	17986
   11b04:	65737320 	ldrvsb	r7, [r3, #-800]!
   11b08:	30784130 	rsbccs	r4, r8, r0, lsr r1
   11b0c:	290d0a0d 	stmcsdb	sp, {r0, r2, r3, r9, fp}
   11b10:	0a53656c 	beq	14eb0c8 <__bss_end__+0x14d948c>
   11b14:	6563743a 	strvsb	r7, [r3, #-1082]!
   11b18:	20000000 	andcs	r0, r0, r0
   11b1c:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11b20:	5765276c 	strplb	r2, [r5, -ip, ror #14]!
   11b24:	6c207365 	stcvs	3, cr7, [r0], #-404
   11b28:	6e642079 	mcrvs	0, 3, r2, cr4, cr9, {3}
   11b2c:	6f752062 	svcvs	0x00752062
   11b30:	61636b20 	cmnvs	r3, r0, lsr #22
   11b34:	2d20746f 	cfstrscs	mvf7, [r0, #-444]!
   11b38:	20746865 	rsbcss	r6, r4, r5, ror #16
   11b3c:	20667574 	rsbcs	r7, r6, r4, ror r5
   11b40:	75726521 	ldrvcb	r6, [r2, #-1313]!
   11b44:	2e0d0a0d 	fmacscs	s0, s26, s26
   11b48:	0a000000 	beq	11b50 <io_disable_xint+0x9d8>
   11b4c:	202d2044 	eorcs	r2, sp, r4, asr #32
   11b50:	6f63746f 	svcvs	0x0063746f
   11b54:	7220456d 	eorvc	r4, r0, #457179136	; 0x1b400000
   11b58:	6d657420 	cfstrdvs	mvd7, [r5, #-128]!
   11b5c:	4c2e2042 	stcmi	0, cr2, [lr], #-264
   11b60:	726f776e 	rsbvc	r7, pc, #28835840	; 0x1b80000
   11b64:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11b68:	53656c65 	cmnpl	r5, #25856	; 0x6500
   11b6c:	63743a20 	cmnvs	r4, #131072	; 0x20000
   11b70:	00000000 	andeq	r0, r0, r0
   11b74:	20496e76 	subcs	r6, r9, r6, ror lr
   11b78:	616c6964 	cmnvs	ip, r4, ror #18
   11b7c:	206f7065 	rsbcs	r7, pc, r5, rrx
   11b80:	72617469 	rsbvc	r7, r1, #1761607680	; 0x69000000
   11b84:	6f6e210d 	svcvs	0x006e210d
   11b88:	0a547279 	beq	152e574 <__bss_end__+0x151c938>
   11b8c:	20616761 	rsbcs	r6, r1, r1, ror #14
   11b90:	696e3a20 	stmvsdb	lr!, {r5, r9, fp, ip, sp}^
   11b94:	00000000 	andeq	r0, r0, r0
   11b98:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11b9c:	2d3e2053 	ldccs	0, cr2, [lr, #-332]!
   11ba0:	74617274 	strvcbt	r7, [r1], #-628
   11ba4:	696e6720 	stmvsdb	lr!, {r5, r8, r9, sl, sp, lr}^
   11ba8:	6170706c 	cmnvs	r0, ip, rrx
   11bac:	69636174 	stmvsdb	r3!, {r2, r4, r5, r6, r8, sp, lr}^
   11bb0:	696f6e2e 	stmvsdb	pc!, {r1, r2, r3, r5, r9, sl, fp, sp, lr}^
   11bb4:	2e2e0d0a 	cdpcs	13, 2, cr0, cr14, cr10, {0}
   11bb8:	0d0a0000 	stceq	0, cr0, [sl]
   11bbc:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11bc0:	2d3e2064 	ldccs	0, cr2, [lr, #-400]!
   11bc4:	69736162 	ldmvsdb	r3!, {r1, r5, r6, r8, sp, lr}^
   11bc8:	6c652077 	stcvsl	0, cr2, [r5], #-476
   11bcc:	72697465 	rsbvc	r7, r9, #1694498816	; 0x65000000
   11bd0:	2d746872 	ldccsl	8, cr6, [r4, #-456]!
   11bd4:	6f756768 	svcvs	0x00756768
   11bd8:	20737472 	rsbcss	r7, r3, r2, ror r4
   11bdc:	61746567 	cmnvs	r4, r7, ror #10
   11be0:	792e2e2e 	stmvcdb	lr!, {r1, r2, r3, r5, r9, sl, fp, sp}
   11be4:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11be8:	00000000 	andeq	r0, r0, r0
   11bec:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11bf0:	2d3e206a 	ldccs	0, cr2, [lr, #-424]!
   11bf4:	756d7020 	strvcb	r7, [sp, #-32]!
   11bf8:	746f2061 	strvcbt	r2, [pc], #97	; 11c00 <io_disable_xint+0xa88>
   11bfc:	70706c69 	rsbvcs	r6, r0, r9, ror #24
   11c00:	63617469 	cmnvs	r1, #1761607680	; 0x69000000
   11c04:	6f6e2e2e 	svcvs	0x006e2e2e
   11c08:	2e0d0a0d 	fmacscs	s0, s26, s26
   11c0c:	0a000000 	beq	11c14 <io_disable_xint+0xa9c>
   11c10:	21217368 	teqcs	r1, r8, ror #6
   11c14:	6f756c64 	svcvs	0x00756c64
   11c18:	206e6f74 	rsbcs	r6, lr, r4, ror pc
   11c1c:	20626520 	rsbcs	r6, r2, r0, lsr #10
   11c20:	68657265 	stmvsda	r5!, {r0, r2, r5, r6, r9, ip, sp, lr}^
   11c24:	21210d0a 	teqcs	r1, sl, lsl #26
   11c28:	00000000 	andeq	r0, r0, r0
   11c2c:	0d0a0d0a 	stceq	13, cr0, [sl, #-40]
   11c30:	41626f72 	smcmi	9970
   11c34:	74656421 	strvcbt	r6, [r5], #-1057
   11c38:	00000000 	andeq	r0, r0, r0
