/* ----------------------------------------------------------------------
 * Project:      NMSIS DSP Library
 * Title:        riscv_mse_q31.c
 * Description:  Mean square error between two Q31 vectors
 *
 * $Date:        04 April 2022
 * $Revision:    V1.10.0
 *
 * Target Processor: RISC-V Cores
 * -------------------------------------------------------------------- */
/*
 * Copyright (C) 2010-2022 ARM Limited or its affiliates. All rights reserved.
 * Copyright (c) 2019 Nuclei Limited. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "dsp/statistics_functions.h"

/**
  @ingroup groupStats
 */


/**
  @addtogroup MSE
  @{
 */

/**
  @brief         Mean square error between two Q31 vectors.
  @param[in]     pSrcA       points to the first input vector
  @param[in]     pSrcB       points to the second input vector
  @param[in]     blockSize  number of samples in input vector
  @param[out]    pResult    mean square error
 */
RISCV_DSP_ATTRIBUTE void riscv_mse_q31(
  const q31_t * pSrcA,
  const q31_t * pSrcB,
        uint32_t blockSize,
        q31_t * pResult)
{
        uint32_t blkCnt;                               /* Loop counter */
        q63_t sum = 0;                                 /* Temporary result storage */

        q31_t inA32,inB32;                                    /* Temporary variable to store packed input value */

#if defined (RISCV_MATH_VECTOR) && (__RISCV_XLEN == 64)
    blkCnt = blockSize;
    size_t l;
    const q31_t *pInA = pSrcA;
    const q31_t *pInB = pSrcB;
    vint32m4_t v_inA, v_inB, v_subVal;
    vint64m8_t v_mul;
    l = __riscv_vsetvl_e64m1(1);
    vint64m1_t v_sum = __riscv_vmv_s_x_i64m1(0, l); /* init v_sum data */
    for (; (l = __riscv_vsetvl_e32m4(blkCnt)) > 0; blkCnt -= l) {
        v_inA = __riscv_vle32_v_i32m4(pInA, l);
        v_inA = __riscv_vsra_vx_i32m4(v_inA, 1, l);
        pInA += l;
        v_inB = __riscv_vle32_v_i32m4(pInB, l);
        v_inB = __riscv_vsra_vx_i32m4(v_inB, 1, l);
        pInB += l;
        v_subVal = __riscv_vssub_vv_i32m4(v_inA, v_inB, l);
        v_mul = __riscv_vsra_vx_i64m8(__riscv_vwmul_vv_i64m8(v_subVal, v_subVal, l), 14, l);
        v_sum = __riscv_vredsum_vs_i64m8_i64m1(v_mul, v_sum, l);
    }
    sum += __riscv_vmv_x_s_i64m1_i64(v_sum);
#else

#if defined (RISCV_MATH_LOOPUNROLL)

  /* Loop unrolling: Compute 4 outputs at a time */
  blkCnt = blockSize >> 2U;

  while (blkCnt > 0U)
  {
    inA32 = *pSrcA++ >> 1;
    inB32 = *pSrcB++ >> 1;
    inA32 = __QSUB(inA32, inB32);
    sum += ((q63_t)inA32 * inA32) >> 14U;

    inA32 = *pSrcA++ >> 1;
    inB32 = *pSrcB++ >> 1;
    inA32 = __QSUB(inA32, inB32);
    sum += ((q63_t)inA32 * inA32) >> 14U;

    inA32 = *pSrcA++ >> 1;
    inB32 = *pSrcB++ >> 1;
    inA32 = __QSUB(inA32, inB32);
    sum += ((q63_t)inA32 * inA32) >> 14U;

    inA32 = *pSrcA++ >> 1;
    inB32 = *pSrcB++ >> 1;
    inA32 = __QSUB(inA32, inB32);
    sum += ((q63_t)inA32 * inA32) >> 14U;


    /* Decrement loop counter */
    blkCnt--;
  }

  /* Loop unrolling: Compute remaining outputs */
  blkCnt = blockSize & 0x3U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;



#endif /* #if defined (RISCV_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
  {
    inA32 = *pSrcA++ >> 1;
    inB32 = *pSrcB++ >> 1;
    inA32 = __QSUB(inA32, inB32);
    sum += ((q63_t)inA32 * inA32) >> 14U;

    /* Decrement loop counter */
    blkCnt--;
  }

#endif /* defined (RISCV_MATH_VECTOR) && (__RISCV_XLEN == 64) */
  /* Store result in q31 format */
  *pResult = (q31_t)((sum / blockSize) >> 15);
}

/**
  @} end of MSE group
 */
