// Seed: 1614617145
module module_0 (
    input supply0 id_0,
    input tri1 id_1
);
  logic id_3;
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd28,
    parameter id_2  = 32'd20,
    parameter id_4  = 32'd74
) (
    output tri1 id_0,
    output uwire id_1,
    input wire _id_2,
    output supply1 id_3,
    input supply1 _id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wand id_7,
    output tri0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  logic id_11;
  wire _id_12;
  wire [(  -1  ) : id_4] id_13;
  always id_11 <= id_2 - -1;
  wire id_14;
  logic [id_2 : id_12  ==  -1 'b0] id_15;
  ;
endmodule
