{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676414842807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676414842812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 14:47:22 2023 " "Processing started: Tue Feb 14 14:47:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676414842812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676414842812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bin_adder -c bin_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off bin_adder -c bin_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676414842812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676414843288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676414843288 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bin_adder.vhd " "Can't analyze file -- file bin_adder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676414848750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bin_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bin_adder " "Found entity 1: bin_adder" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676414848754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676414848754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/add_sub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676414848757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676414848757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bin_adder " "Elaborating entity \"bin_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676414848781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:U03 " "Elaborating entity \"74374b\" for hierarchy \"74374b:U03\"" {  } { { "bin_adder.bdf" "U03" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 288 576 712 368 "U03" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676414848802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:U03 " "Elaborated megafunction instantiation \"74374b:U03\"" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 288 576 712 368 "U03" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676414848803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676414849096 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676414849096 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 336 280 448 352 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676414849117 "|bin_adder|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 424 280 448 440 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676414849117 "|bin_adder|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 424 280 448 440 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676414849117 "|bin_adder|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 424 280 448 440 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676414849117 "|bin_adder|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 424 280 448 440 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676414849117 "|bin_adder|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 424 280 448 440 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676414849117 "|bin_adder|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 424 280 448 440 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676414849117 "|bin_adder|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 424 280 448 440 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676414849117 "|bin_adder|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 424 280 448 440 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676414849117 "|bin_adder|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "bin_adder.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/bin_adder.bdf" { { 496 280 448 512 "KEY0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676414849117 "|bin_adder|KEY0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676414849117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676414849117 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676414849117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676414849117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676414849128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 14:47:29 2023 " "Processing ended: Tue Feb 14 14:47:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676414849128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676414849128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676414849128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676414849128 ""}
