Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Sat Apr 12 11:18:24 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     87.138        0.000                      0                 3233        0.106        0.000                      0                 3233       49.500        0.000                       0                  1189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              87.138        0.000                      0                 3233        0.106        0.000                      0                 3233       49.500        0.000                       0                  1189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       87.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.138ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.689ns  (logic 2.125ns (16.746%)  route 10.564ns (83.254%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDSE (Prop_fdse_C_Q)         0.518     5.659 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1133, routed)        1.631     7.290    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_3[0]
    SLICE_X59Y88         LUT5 (Prop_lut5_I4_O)        0.153     7.443 f  game_datapath/game_cu/D_b_dff_q[31]_i_5/O
                         net (fo=68, routed)          0.705     8.148    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[3]_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.327     8.475 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          3.034    11.509    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[11]_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  game_datapath/game_cu/D_b_dff_q[27]_i_1/O
                         net (fo=4, routed)           1.204    12.837    game_datapath/game_cu/D_temp1_reg_q_reg[27]
    SLICE_X56Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.961 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_13/O
                         net (fo=2, routed)           0.643    13.604    game_datapath/game_cu/D_correct_button_reg_q[0]_i_13_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           1.255    15.365    game_datapath/game_cu/game_alu/data11
    SLICE_X54Y91         LUT4 (Prop_lut4_I1_O)        0.124    15.489 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_6/O
                         net (fo=1, routed)           0.449    15.938    game_datapath/game_cu/D_correct_button_reg_q[0]_i_6_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.062 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_3/O
                         net (fo=1, routed)           0.589    16.651    game_datapath/game_cu/D_correct_button_reg_q[0]_i_3_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.775 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=9, routed)           1.055    17.830    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[0]
    SLICE_X47Y91         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.437   104.841    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y91         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[0]/C
                         clock pessimism              0.258   105.099    
                         clock uncertainty           -0.035   105.064    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)       -0.095   104.969    game_datapath/game_regfiles/D_data_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.969    
                         arrival time                         -17.830    
  -------------------------------------------------------------------
                         slack                                 87.138    

Slack (MET) :             87.368ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.529ns  (logic 2.125ns (16.960%)  route 10.404ns (83.040%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDSE (Prop_fdse_C_Q)         0.518     5.659 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1133, routed)        1.631     7.290    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_3[0]
    SLICE_X59Y88         LUT5 (Prop_lut5_I4_O)        0.153     7.443 f  game_datapath/game_cu/D_b_dff_q[31]_i_5/O
                         net (fo=68, routed)          0.705     8.148    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[3]_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.327     8.475 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          3.034    11.509    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[11]_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  game_datapath/game_cu/D_b_dff_q[27]_i_1/O
                         net (fo=4, routed)           1.204    12.837    game_datapath/game_cu/D_temp1_reg_q_reg[27]
    SLICE_X56Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.961 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_13/O
                         net (fo=2, routed)           0.643    13.604    game_datapath/game_cu/D_correct_button_reg_q[0]_i_13_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           1.255    15.365    game_datapath/game_cu/game_alu/data11
    SLICE_X54Y91         LUT4 (Prop_lut4_I1_O)        0.124    15.489 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_6/O
                         net (fo=1, routed)           0.449    15.938    game_datapath/game_cu/D_correct_button_reg_q[0]_i_6_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.062 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_3/O
                         net (fo=1, routed)           0.589    16.651    game_datapath/game_cu/D_correct_button_reg_q[0]_i_3_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.775 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=9, routed)           0.895    17.670    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[0]
    SLICE_X61Y91         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.507   104.911    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X61Y91         FDRE (Setup_fdre_C_D)       -0.095   105.039    game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.039    
                         arrival time                         -17.670    
  -------------------------------------------------------------------
                         slack                                 87.368    

Slack (MET) :             87.388ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.572ns  (logic 2.125ns (16.902%)  route 10.447ns (83.098%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDSE (Prop_fdse_C_Q)         0.518     5.659 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1133, routed)        1.631     7.290    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_3[0]
    SLICE_X59Y88         LUT5 (Prop_lut5_I4_O)        0.153     7.443 f  game_datapath/game_cu/D_b_dff_q[31]_i_5/O
                         net (fo=68, routed)          0.705     8.148    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[3]_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.327     8.475 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          3.034    11.509    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[11]_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  game_datapath/game_cu/D_b_dff_q[27]_i_1/O
                         net (fo=4, routed)           1.204    12.837    game_datapath/game_cu/D_temp1_reg_q_reg[27]
    SLICE_X56Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.961 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_13/O
                         net (fo=2, routed)           0.643    13.604    game_datapath/game_cu/D_correct_button_reg_q[0]_i_13_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           1.255    15.365    game_datapath/game_cu/game_alu/data11
    SLICE_X54Y91         LUT4 (Prop_lut4_I1_O)        0.124    15.489 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_6/O
                         net (fo=1, routed)           0.449    15.938    game_datapath/game_cu/D_correct_button_reg_q[0]_i_6_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.062 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_3/O
                         net (fo=1, routed)           0.589    16.651    game_datapath/game_cu/D_correct_button_reg_q[0]_i_3_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.775 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=9, routed)           0.938    17.714    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[0]
    SLICE_X60Y90         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.506   104.910    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[0]/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)       -0.031   105.102    game_datapath/game_regfiles/D_counter_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -17.714    
  -------------------------------------------------------------------
                         slack                                 87.388    

Slack (MET) :             87.429ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 2.125ns (17.141%)  route 10.272ns (82.859%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDSE (Prop_fdse_C_Q)         0.518     5.659 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1133, routed)        1.631     7.290    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_3[0]
    SLICE_X59Y88         LUT5 (Prop_lut5_I4_O)        0.153     7.443 f  game_datapath/game_cu/D_b_dff_q[31]_i_5/O
                         net (fo=68, routed)          0.705     8.148    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[3]_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.327     8.475 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          3.034    11.509    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[11]_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  game_datapath/game_cu/D_b_dff_q[27]_i_1/O
                         net (fo=4, routed)           1.204    12.837    game_datapath/game_cu/D_temp1_reg_q_reg[27]
    SLICE_X56Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.961 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_13/O
                         net (fo=2, routed)           0.643    13.604    game_datapath/game_cu/D_correct_button_reg_q[0]_i_13_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           1.255    15.365    game_datapath/game_cu/game_alu/data11
    SLICE_X54Y91         LUT4 (Prop_lut4_I1_O)        0.124    15.489 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_6/O
                         net (fo=1, routed)           0.449    15.938    game_datapath/game_cu/D_correct_button_reg_q[0]_i_6_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.062 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_3/O
                         net (fo=1, routed)           0.589    16.651    game_datapath/game_cu/D_correct_button_reg_q[0]_i_3_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.775 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=9, routed)           0.763    17.538    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[0]
    SLICE_X47Y90         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)       -0.095   104.968    game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.968    
                         arrival time                         -17.538    
  -------------------------------------------------------------------
                         slack                                 87.429    

Slack (MET) :             87.476ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.383ns  (logic 2.125ns (17.161%)  route 10.258ns (82.839%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDSE (Prop_fdse_C_Q)         0.518     5.659 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1133, routed)        1.631     7.290    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_3[0]
    SLICE_X59Y88         LUT5 (Prop_lut5_I4_O)        0.153     7.443 f  game_datapath/game_cu/D_b_dff_q[31]_i_5/O
                         net (fo=68, routed)          0.705     8.148    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[3]_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.327     8.475 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          3.034    11.509    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[11]_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  game_datapath/game_cu/D_b_dff_q[27]_i_1/O
                         net (fo=4, routed)           1.204    12.837    game_datapath/game_cu/D_temp1_reg_q_reg[27]
    SLICE_X56Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.961 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_13/O
                         net (fo=2, routed)           0.643    13.604    game_datapath/game_cu/D_correct_button_reg_q[0]_i_13_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           1.255    15.365    game_datapath/game_cu/game_alu/data11
    SLICE_X54Y91         LUT4 (Prop_lut4_I1_O)        0.124    15.489 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_6/O
                         net (fo=1, routed)           0.449    15.938    game_datapath/game_cu/D_correct_button_reg_q[0]_i_6_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.062 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_3/O
                         net (fo=1, routed)           0.589    16.651    game_datapath/game_cu/D_correct_button_reg_q[0]_i_3_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.775 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=9, routed)           0.749    17.524    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[0]
    SLICE_X53Y90         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.440   104.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)       -0.067   105.000    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.000    
                         arrival time                         -17.524    
  -------------------------------------------------------------------
                         slack                                 87.476    

Slack (MET) :             87.541ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.383ns  (logic 2.125ns (17.160%)  route 10.258ns (82.840%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDSE (Prop_fdse_C_Q)         0.518     5.659 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1133, routed)        1.631     7.290    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_3[0]
    SLICE_X59Y88         LUT5 (Prop_lut5_I4_O)        0.153     7.443 f  game_datapath/game_cu/D_b_dff_q[31]_i_5/O
                         net (fo=68, routed)          0.705     8.148    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[3]_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.327     8.475 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          3.034    11.509    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[11]_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  game_datapath/game_cu/D_b_dff_q[27]_i_1/O
                         net (fo=4, routed)           1.204    12.837    game_datapath/game_cu/D_temp1_reg_q_reg[27]
    SLICE_X56Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.961 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_13/O
                         net (fo=2, routed)           0.643    13.604    game_datapath/game_cu/D_correct_button_reg_q[0]_i_13_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           1.255    15.365    game_datapath/game_cu/game_alu/data11
    SLICE_X54Y91         LUT4 (Prop_lut4_I1_O)        0.124    15.489 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_6/O
                         net (fo=1, routed)           0.449    15.938    game_datapath/game_cu/D_correct_button_reg_q[0]_i_6_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.062 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_3/O
                         net (fo=1, routed)           0.589    16.651    game_datapath/game_cu/D_correct_button_reg_q[0]_i_3_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.775 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=9, routed)           0.749    17.524    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[0]
    SLICE_X61Y90         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.506   104.910    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X61Y90         FDRE (Setup_fdre_C_D)       -0.067   105.066    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.066    
                         arrival time                         -17.524    
  -------------------------------------------------------------------
                         slack                                 87.541    

Slack (MET) :             87.644ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.282ns  (logic 2.125ns (17.302%)  route 10.157ns (82.698%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDSE (Prop_fdse_C_Q)         0.518     5.659 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1133, routed)        1.631     7.290    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_3[0]
    SLICE_X59Y88         LUT5 (Prop_lut5_I4_O)        0.153     7.443 f  game_datapath/game_cu/D_b_dff_q[31]_i_5/O
                         net (fo=68, routed)          0.705     8.148    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[3]_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.327     8.475 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          3.034    11.509    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[11]_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  game_datapath/game_cu/D_b_dff_q[27]_i_1/O
                         net (fo=4, routed)           1.204    12.837    game_datapath/game_cu/D_temp1_reg_q_reg[27]
    SLICE_X56Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.961 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_13/O
                         net (fo=2, routed)           0.643    13.604    game_datapath/game_cu/D_correct_button_reg_q[0]_i_13_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           1.255    15.365    game_datapath/game_cu/game_alu/data11
    SLICE_X54Y91         LUT4 (Prop_lut4_I1_O)        0.124    15.489 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_6/O
                         net (fo=1, routed)           0.449    15.938    game_datapath/game_cu/D_correct_button_reg_q[0]_i_6_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.062 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_3/O
                         net (fo=1, routed)           0.589    16.651    game_datapath/game_cu/D_correct_button_reg_q[0]_i_3_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.775 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=9, routed)           0.648    17.423    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[0]
    SLICE_X62Y90         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.507   104.911    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)       -0.067   105.067    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.067    
                         arrival time                         -17.423    
  -------------------------------------------------------------------
                         slack                                 87.644    

Slack (MET) :             87.662ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 2.125ns (17.372%)  route 10.107ns (82.628%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDSE (Prop_fdse_C_Q)         0.518     5.659 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1133, routed)        1.631     7.290    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_3[0]
    SLICE_X59Y88         LUT5 (Prop_lut5_I4_O)        0.153     7.443 f  game_datapath/game_cu/D_b_dff_q[31]_i_5/O
                         net (fo=68, routed)          0.705     8.148    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[3]_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.327     8.475 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          3.034    11.509    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[11]_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  game_datapath/game_cu/D_b_dff_q[27]_i_1/O
                         net (fo=4, routed)           1.204    12.837    game_datapath/game_cu/D_temp1_reg_q_reg[27]
    SLICE_X56Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.961 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_13/O
                         net (fo=2, routed)           0.643    13.604    game_datapath/game_cu/D_correct_button_reg_q[0]_i_13_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           1.255    15.365    game_datapath/game_cu/game_alu/data11
    SLICE_X54Y91         LUT4 (Prop_lut4_I1_O)        0.124    15.489 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_6/O
                         net (fo=1, routed)           0.449    15.938    game_datapath/game_cu/D_correct_button_reg_q[0]_i_6_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.062 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_3/O
                         net (fo=1, routed)           0.589    16.651    game_datapath/game_cu/D_correct_button_reg_q[0]_i_3_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.775 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=9, routed)           0.598    17.373    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[0]
    SLICE_X54Y89         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.440   104.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[0]/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.031   105.036    game_datapath/game_regfiles/D_temp_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.036    
                         arrival time                         -17.373    
  -------------------------------------------------------------------
                         slack                                 87.662    

Slack (MET) :             87.679ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp1_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.246ns  (logic 2.125ns (17.353%)  route 10.121ns (82.647%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDSE (Prop_fdse_C_Q)         0.518     5.659 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1133, routed)        1.631     7.290    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_3[0]
    SLICE_X59Y88         LUT5 (Prop_lut5_I4_O)        0.153     7.443 f  game_datapath/game_cu/D_b_dff_q[31]_i_5/O
                         net (fo=68, routed)          0.705     8.148    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[3]_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.327     8.475 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          3.034    11.509    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[11]_1
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  game_datapath/game_cu/D_b_dff_q[27]_i_1/O
                         net (fo=4, routed)           1.204    12.837    game_datapath/game_cu/D_temp1_reg_q_reg[27]
    SLICE_X56Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.961 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_13/O
                         net (fo=2, routed)           0.643    13.604    game_datapath/game_cu/D_correct_button_reg_q[0]_i_13_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.111 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           1.255    15.365    game_datapath/game_cu/game_alu/data11
    SLICE_X54Y91         LUT4 (Prop_lut4_I1_O)        0.124    15.489 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_6/O
                         net (fo=1, routed)           0.449    15.938    game_datapath/game_cu/D_correct_button_reg_q[0]_i_6_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.062 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_3/O
                         net (fo=1, routed)           0.589    16.651    game_datapath/game_cu/D_correct_button_reg_q[0]_i_3_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.775 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=9, routed)           0.612    17.387    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[0]
    SLICE_X58Y89         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.506   104.910    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[0]/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)       -0.067   105.066    game_datapath/game_regfiles/D_temp1_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.066    
                         arrival time                         -17.387    
  -------------------------------------------------------------------
                         slack                                 87.679    

Slack (MET) :             89.086ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp1_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.876ns  (logic 2.899ns (26.656%)  route 7.977ns (73.344%))
  Logic Levels:           11  (CARRY4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 105.019 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDSE (Prop_fdse_C_Q)         0.518     5.659 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1133, routed)        1.631     7.290    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_3[0]
    SLICE_X59Y88         LUT5 (Prop_lut5_I4_O)        0.153     7.443 f  game_datapath/game_cu/D_b_dff_q[31]_i_5/O
                         net (fo=68, routed)          2.162     9.605    game_datapath/game_regfiles/D_b_dff_q_reg[5]
    SLICE_X51Y92         LUT6 (Prop_lut6_I1_O)        0.327     9.932 f  game_datapath/game_regfiles/D_b_dff_q[13]_i_3/O
                         net (fo=1, routed)           0.413    10.345    game_datapath/game_regfiles/D_b_dff_q[13]_i_3_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.124    10.469 f  game_datapath/game_regfiles/D_b_dff_q[13]_i_2/O
                         net (fo=1, routed)           0.438    10.907    game_datapath/game_cu/D_b_dff_q_reg[13]
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    11.031 r  game_datapath/game_cu/D_b_dff_q[13]_i_1/O
                         net (fo=4, routed)           1.120    12.151    game_datapath/game_cu/D_temp1_reg_q_reg[13]
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.124    12.275 r  game_datapath/game_cu/D_correct_button_reg_q[15]_i_5/O
                         net (fo=1, routed)           0.000    12.275    game_datapath/game_cu/D_correct_button_reg_q[15]_i_5_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.825 r  game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.825    game_datapath/game_cu/D_correct_button_reg_q_reg[15]_i_2_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.939 r  game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.939    game_datapath/game_cu/D_correct_button_reg_q_reg[19]_i_2_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.053 r  game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.053    game_datapath/game_cu/D_correct_button_reg_q_reg[23]_i_2_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.167 r  game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.167    game_datapath/game_cu/D_correct_button_reg_q_reg[27]_i_2_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.501 r  game_datapath/game_cu/D_correct_button_reg_q_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.661    14.162    game_datapath/game_cu/game_alu/data0[29]
    SLICE_X58Y98         LUT5 (Prop_lut5_I3_O)        0.303    14.465 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=9, routed)           1.552    16.017    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[29]
    SLICE_X57Y100        FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.614   105.019    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[29]/C
                         clock pessimism              0.186   105.205    
                         clock uncertainty           -0.035   105.170    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)       -0.067   105.103    game_datapath/game_regfiles/D_temp1_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.103    
                         arrival time                         -16.017    
  -------------------------------------------------------------------
                         slack                                 89.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p0_score_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.561     1.505    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=1, routed)           0.054     1.700    debugger/D_p0_score_dff_q_reg[31]_0[1]
    SLICE_X46Y90         FDRE                                         r  debugger/D_p0_score_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.831     2.020    debugger/clk_IBUF_BUFG
    SLICE_X46Y90         FDRE                                         r  debugger/D_p0_score_dff_q_reg[1]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.076     1.594    debugger/D_p0_score_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_temp1_reg_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_temp1_dff_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_temp1_reg_q_reg[13]/Q
                         net (fo=2, routed)           0.063     1.712    debugger/D_temp1_dff_q_reg[31]_0[13]
    SLICE_X50Y95         FDRE                                         r  debugger/D_temp1_dff_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  debugger/D_temp1_dff_q_reg[13]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.076     1.597    debugger/D_temp1_dff_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 debugger/D_temp1_count_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tx/D_saved_data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.356ns (60.507%)  route 0.232ns (39.493%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.565     1.509    debugger/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  debugger/D_temp1_count_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  debugger/D_temp1_count_q_reg[2]/Q
                         net (fo=9, routed)           0.110     1.760    debugger/D_temp1_count_q[2]
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.805 r  debugger/D_saved_data_q[5]_i_8/O
                         net (fo=1, routed)           0.000     1.805    debugger/D_saved_data_q[5]_i_8_n_0
    SLICE_X49Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.867 r  debugger/D_saved_data_q_reg[5]_i_3/O
                         net (fo=1, routed)           0.122     1.989    debugger/D_saved_data_q_reg[5]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I1_O)        0.108     2.097 r  debugger/D_saved_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.097    tx/D[5]
    SLICE_X50Y100        FDRE                                         r  tx/D_saved_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.920     2.110    tx/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  tx/D_saved_data_q_reg[5]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.120     1.979    tx/D_saved_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_x_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.560     1.504    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X55Y85         FDSE                                         r  game_datapath/rng_2000/pn_gen/D_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game_datapath/rng_2000/pn_gen/D_x_q_reg[3]/Q
                         net (fo=3, routed)           0.066     1.711    game_datapath/rng_2000/pn_gen/D_x_q[3]
    SLICE_X54Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.756 r  game_datapath/rng_2000/pn_gen/D_w_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.756    game_datapath/rng_2000/pn_gen/D_w_d[3]
    SLICE_X54Y85         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.829     2.019    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[3]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.121     1.638    game_datapath/rng_2000/pn_gen/D_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.564     1.508    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[7]/Q
                         net (fo=39, routed)          0.078     1.727    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg_n_0_[7]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.772 r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.772    game_datapath/game_cu/FSM_onehot_D_game_fsm_q[8]_i_1_n_0
    SLICE_X56Y88         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.832     2.022    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.121     1.642    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_direction_dff_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.594     1.538    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/Q
                         net (fo=1, routed)           0.057     1.736    debugger/D_motor_direction_dff_q_reg[31]_0[26]
    SLICE_X62Y99         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.864     2.054    debugger/clk_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[26]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.047     1.598    debugger/D_motor_direction_dff_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p0_score_dff_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[17]/Q
                         net (fo=1, routed)           0.058     1.736    debugger/D_p0_score_dff_q_reg[31]_0[17]
    SLICE_X62Y93         FDRE                                         r  debugger/D_p0_score_dff_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.863     2.053    debugger/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  debugger/D_p0_score_dff_q_reg[17]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.047     1.597    debugger/D_p0_score_dff_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 debugger/D_data_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_count_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.726%)  route 0.238ns (53.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.646     1.590    debugger/clk_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  debugger/D_data_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.754 r  debugger/D_data_count_q_reg[0]/Q
                         net (fo=10, routed)          0.238     1.992    debugger/D_data_count_q[0]
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.045     2.037 r  debugger/D_data_count_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.037    debugger/D_data_count_q[2]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  debugger/D_data_count_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  debugger/D_data_count_q_reg[2]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121     1.896    debugger/D_data_count_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.088%)  route 0.120ns (45.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.560     1.504    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_datapath/game_regfiles/D_data_reg_q_reg[2]/Q
                         net (fo=1, routed)           0.120     1.764    debugger/D_data_dff_q_reg[31]_0[2]
    SLICE_X44Y91         FDRE                                         r  debugger/D_data_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.831     2.020    debugger/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  debugger/D_data_dff_q_reg[2]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.072     1.613    debugger/D_data_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_x_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.560     1.504    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X55Y86         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_x_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_datapath/rng_2000/pn_gen/D_x_q_reg[22]/Q
                         net (fo=2, routed)           0.102     1.747    game_datapath/rng_2000/pn_gen/D_x_q[22]
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  game_datapath/rng_2000/pn_gen/D_w_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.792    game_datapath/rng_2000/pn_gen/D_w_d[22]
    SLICE_X54Y86         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.829     2.019    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[22]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.121     1.638    game_datapath/rng_2000/pn_gen/D_w_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y97   debugger/D_a_count_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y96   debugger/D_a_count_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y92   debugger/D_a_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y92   debugger/D_a_dff_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y92   debugger/D_a_dff_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y92   debugger/D_a_dff_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X64Y93   debugger/D_a_dff_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y92   debugger/D_a_dff_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y92   debugger/D_a_dff_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y97   debugger/D_a_count_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y97   debugger/D_a_count_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y96   debugger/D_a_count_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y96   debugger/D_a_count_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y92   debugger/D_a_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y92   debugger/D_a_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y92   debugger/D_a_dff_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y92   debugger/D_a_dff_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y92   debugger/D_a_dff_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y92   debugger/D_a_dff_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y97   debugger/D_a_count_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y97   debugger/D_a_count_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y96   debugger/D_a_count_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y96   debugger/D_a_count_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y92   debugger/D_a_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y92   debugger/D_a_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y92   debugger/D_a_dff_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y92   debugger/D_a_dff_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y92   debugger/D_a_dff_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y92   debugger/D_a_dff_q_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.438ns  (logic 5.504ns (58.312%)  route 3.935ns (41.688%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.623     5.207    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           0.978     6.641    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.765 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.765    motor/pwm/ctr_n_3
    SLICE_X64Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.298 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    motor/pwm/pulse0_carry_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.552 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.647     8.199    motor/pwm/D_cur_value_q_reg[8]_0[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.393     8.592 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.310    10.902    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.744    14.645 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    14.645    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.050ns  (logic 5.275ns (58.288%)  route 3.775ns (41.712%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.623     5.207    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           0.978     6.641    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.765 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.765    motor/pwm/ctr_n_3
    SLICE_X64Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.298 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.298    motor/pwm/pulse0_carry_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.552 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.647     8.199    game_datapath/game_regfiles/motorIN1[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.367     8.566 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.150    10.716    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    14.257 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.257    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.722ns  (logic 4.002ns (45.884%)  route 4.720ns (54.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.739     5.323    tx/clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     5.779 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           4.720    10.499    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    14.046 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.046    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.428ns (61.423%)  route 0.897ns (38.577%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=3, routed)           0.342     2.019    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.064 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.554     2.619    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.860 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.860    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.489ns (60.650%)  route 0.966ns (39.350%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=3, routed)           0.342     2.019    motor/pwm/motorIN2[0]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.044     2.063 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.624     2.687    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.304     3.992 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.992    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.388ns (44.200%)  route 1.752ns (55.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.646     1.590    tx/clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.731 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           1.752     3.483    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     4.730 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.730    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.630ns  (logic 1.634ns (21.413%)  route 5.996ns (78.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.859     6.369    reset_cond/rst_n_IBUF
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.493 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.137     7.630    reset_cond/M_reset_cond_in
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.441     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.630ns  (logic 1.634ns (21.413%)  route 5.996ns (78.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.859     6.369    reset_cond/rst_n_IBUF
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.493 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.137     7.630    reset_cond/M_reset_cond_in
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.441     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.630ns  (logic 1.634ns (21.413%)  route 5.996ns (78.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.859     6.369    reset_cond/rst_n_IBUF
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.493 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.137     7.630    reset_cond/M_reset_cond_in
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.441     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.630ns  (logic 1.634ns (21.413%)  route 5.996ns (78.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.859     6.369    reset_cond/rst_n_IBUF
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.493 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.137     7.630    reset_cond/M_reset_cond_in
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.441     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.631ns  (logic 1.495ns (26.554%)  route 4.136ns (73.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           4.136     5.631    rx/usb_rx_IBUF
    SLICE_X48Y107        FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.611     5.016    rx/clk_IBUF_BUFG
    SLICE_X48Y107        FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_487982511[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.789ns  (logic 1.489ns (53.385%)  route 1.300ns (46.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.300     2.789    forLoop_idx_0_487982511[0].p0_button_cond/sync/D[0]
    SLICE_X59Y86         FDRE                                         r  forLoop_idx_0_487982511[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.503     4.907    forLoop_idx_0_487982511[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  forLoop_idx_0_487982511[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1055496263[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.602ns  (logic 1.486ns (57.122%)  route 1.116ns (42.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.116     2.602    forLoop_idx_0_1055496263[1].p1_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X63Y79         FDRE                                         r  forLoop_idx_0_1055496263[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.498     4.902    forLoop_idx_0_1055496263[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  forLoop_idx_0_1055496263[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1055496263[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.465ns  (logic 1.486ns (60.253%)  route 0.980ns (39.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.980     2.465    forLoop_idx_0_1055496263[0].p1_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X63Y79         FDRE                                         r  forLoop_idx_0_1055496263[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.498     4.902    forLoop_idx_0_1055496263[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  forLoop_idx_0_1055496263[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_487982511[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.434ns  (logic 1.492ns (61.306%)  route 0.942ns (38.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.942     2.434    forLoop_idx_0_487982511[1].p0_button_cond/sync/D[0]
    SLICE_X65Y84         FDRE                                         r  forLoop_idx_0_487982511[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        1.503     4.907    forLoop_idx_0_487982511[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  forLoop_idx_0_487982511[1].p0_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_487982511[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.260ns (41.205%)  route 0.371ns (58.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.371     0.631    forLoop_idx_0_487982511[1].p0_button_cond/sync/D[0]
    SLICE_X65Y84         FDRE                                         r  forLoop_idx_0_487982511[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.857     2.047    forLoop_idx_0_487982511[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  forLoop_idx_0_487982511[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1055496263[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.253ns (39.257%)  route 0.392ns (60.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.392     0.645    forLoop_idx_0_1055496263[0].p1_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X63Y79         FDRE                                         r  forLoop_idx_0_1055496263[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.852     2.042    forLoop_idx_0_1055496263[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  forLoop_idx_0_1055496263[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1055496263[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.254ns (35.949%)  route 0.453ns (64.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.453     0.707    forLoop_idx_0_1055496263[1].p1_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X63Y79         FDRE                                         r  forLoop_idx_0_1055496263[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.852     2.042    forLoop_idx_0_1055496263[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  forLoop_idx_0_1055496263[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_487982511[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.257ns (29.373%)  route 0.617ns (70.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.617     0.874    forLoop_idx_0_487982511[0].p0_button_cond/sync/D[0]
    SLICE_X59Y86         FDRE                                         r  forLoop_idx_0_487982511[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.856     2.046    forLoop_idx_0_487982511[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  forLoop_idx_0_487982511[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.263ns (12.503%)  route 1.841ns (87.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.841     2.104    rx/usb_rx_IBUF
    SLICE_X48Y107        FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.918     2.108    rx/clk_IBUF_BUFG
    SLICE_X48Y107        FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.920ns  (logic 0.322ns (11.042%)  route 2.597ns (88.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.439    reset_cond/rst_n_IBUF
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.484 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.436     2.920    reset_cond/M_reset_cond_in
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.920ns  (logic 0.322ns (11.042%)  route 2.597ns (88.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.439    reset_cond/rst_n_IBUF
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.484 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.436     2.920    reset_cond/M_reset_cond_in
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.920ns  (logic 0.322ns (11.042%)  route 2.597ns (88.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.439    reset_cond/rst_n_IBUF
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.484 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.436     2.920    reset_cond/M_reset_cond_in
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.920ns  (logic 0.322ns (11.042%)  route 2.597ns (88.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.439    reset_cond/rst_n_IBUF
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.484 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.436     2.920    reset_cond/M_reset_cond_in
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1188, routed)        0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y89         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





