{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564317238615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564317238624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 14:33:58 2019 " "Processing started: Sun Jul 28 14:33:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564317238624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564317238624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GCD -c GCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off GCD -c GCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564317238624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564317240986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564317240987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labs/reg_par_8bit_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labs/reg_par_8bit_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_par_8bit_load-rtl " "Found design unit 1: reg_par_8bit_load-rtl" {  } { { "../../reg_par_8bit_load.vhd" "" { Text "C:/projects/labs/reg_par_8bit_load.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291687 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_par_8bit_load " "Found entity 1: reg_par_8bit_load" {  } { { "../../reg_par_8bit_load.vhd" "" { Text "C:/projects/labs/reg_par_8bit_load.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564317291687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labs/sub_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labs/sub_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_8bit-rtl " "Found design unit 1: sub_8bit-rtl" {  } { { "../../sub_8bit.vhd" "" { Text "C:/projects/labs/sub_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291691 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_8bit " "Found entity 1: sub_8bit" {  } { { "../../sub_8bit.vhd" "" { Text "C:/projects/labs/sub_8bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564317291691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labs/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labs/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-rtl " "Found design unit 1: mux2_1-rtl" {  } { { "../../mux2_1.vhd" "" { Text "C:/projects/labs/mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291694 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../../mux2_1.vhd" "" { Text "C:/projects/labs/mux2_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564317291694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labs/comp_greater.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labs/comp_greater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_greater-rtl " "Found design unit 1: comp_greater-rtl" {  } { { "../../comp_greater.vhd" "" { Text "C:/projects/labs/comp_greater.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291699 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_greater " "Found entity 1: comp_greater" {  } { { "../../comp_greater.vhd" "" { Text "C:/projects/labs/comp_greater.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564317291699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labs/comp_equ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labs/comp_equ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_equ-rtl " "Found design unit 1: comp_equ-rtl" {  } { { "../../comp_equ.vhd" "" { Text "C:/projects/labs/comp_equ.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291703 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_equ " "Found entity 1: comp_equ" {  } { { "../../comp_equ.vhd" "" { Text "C:/projects/labs/comp_equ.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564317291703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labs/gcd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labs/gcd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd_fsm-rtl " "Found design unit 1: gcd_fsm-rtl" {  } { { "../../gcd_fsm.vhd" "" { Text "C:/projects/labs/gcd_fsm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291707 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd_fsm " "Found entity 1: gcd_fsm" {  } { { "../../gcd_fsm.vhd" "" { Text "C:/projects/labs/gcd_fsm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564317291707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labs/gcd_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labs/gcd_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd_dp-rtl " "Found design unit 1: gcd_dp-rtl" {  } { { "../../gcd_dp.vhd" "" { Text "C:/projects/labs/gcd_dp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291711 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd_dp " "Found entity 1: gcd_dp" {  } { { "../../gcd_dp.vhd" "" { Text "C:/projects/labs/gcd_dp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564317291711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labs/gcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labs/gcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GCD-rtl " "Found design unit 1: GCD-rtl" {  } { { "../../GCD.vhd" "" { Text "C:/projects/labs/GCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291716 ""} { "Info" "ISGN_ENTITY_NAME" "1 GCD " "Found entity 1: GCD" {  } { { "../../GCD.vhd" "" { Text "C:/projects/labs/GCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564317291716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564317291716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GCD " "Elaborating entity \"GCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564317291788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd_dp gcd_dp:f " "Elaborating entity \"gcd_dp\" for hierarchy \"gcd_dp:f\"" {  } { { "../../GCD.vhd" "f" { Text "C:/projects/labs/GCD.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564317291801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 gcd_dp:f\|mux2_1:d " "Elaborating entity \"mux2_1\" for hierarchy \"gcd_dp:f\|mux2_1:d\"" {  } { { "../../gcd_dp.vhd" "d" { Text "C:/projects/labs/gcd_dp.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564317291908 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux2_1.vhd(21) " "VHDL Process Statement warning at mux2_1.vhd(21): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../mux2_1.vhd" "" { Text "C:/projects/labs/mux2_1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564317291919 "|GCD|gcd_dp:f|mux2_1:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_par_8bit_load gcd_dp:f\|reg_par_8bit_load:d2 " "Elaborating entity \"reg_par_8bit_load\" for hierarchy \"gcd_dp:f\|reg_par_8bit_load:d2\"" {  } { { "../../gcd_dp.vhd" "d2" { Text "C:/projects/labs/gcd_dp.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564317291922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_equ gcd_dp:f\|comp_equ:d5 " "Elaborating entity \"comp_equ\" for hierarchy \"gcd_dp:f\|comp_equ:d5\"" {  } { { "../../gcd_dp.vhd" "d5" { Text "C:/projects/labs/gcd_dp.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564317291945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_greater gcd_dp:f\|comp_greater:d6 " "Elaborating entity \"comp_greater\" for hierarchy \"gcd_dp:f\|comp_greater:d6\"" {  } { { "../../gcd_dp.vhd" "d6" { Text "C:/projects/labs/gcd_dp.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564317291960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_8bit gcd_dp:f\|sub_8bit:d7 " "Elaborating entity \"sub_8bit\" for hierarchy \"gcd_dp:f\|sub_8bit:d7\"" {  } { { "../../gcd_dp.vhd" "d7" { Text "C:/projects/labs/gcd_dp.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564317291976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd_fsm gcd_fsm:f1 " "Elaborating entity \"gcd_fsm\" for hierarchy \"gcd_fsm:f1\"" {  } { { "../../GCD.vhd" "f1" { Text "C:/projects/labs/GCD.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564317291989 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "gcd_fsm.vhd(30) " "Verilog HDL or VHDL warning at gcd_fsm.vhd(30): conditional expression evaluates to a constant" {  } { { "../../gcd_fsm.vhd" "" { Text "C:/projects/labs/gcd_fsm.vhd" 30 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1564317291999 "|GCD|gcd_fsm:f1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564317292903 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564317293771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564317293771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564317294400 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564317294400 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564317294400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564317294400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564317294456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 14:34:54 2019 " "Processing ended: Sun Jul 28 14:34:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564317294456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564317294456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564317294456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564317294456 ""}
