Analysis & Synthesis report for de2_115_golden_sopc
Sun May 07 18:54:46 2017
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_next
 12. State Machine - |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_state
 13. State Machine - |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_next
 14. State Machine - |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_state
 15. State Machine - |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io
 24. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
 25. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
 26. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
 27. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
 28. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
 29. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u
 30. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
 31. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
 32. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
 33. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
 34. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
 35. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u
 36. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
 37. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
 38. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
 39. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
 40. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
 41. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u
 42. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u
 43. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u
 44. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u
 45. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
 46. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
 47. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
 48. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
 49. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
 50. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u
 51. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u
 52. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u
 53. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u
 54. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 55. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 56. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll
 57. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_stdsync_sv6:stdsync2|DE2_115_QSYS_altpll_dffpipe_l2c:dffpipe3
 58. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_evc1:auto_generated
 59. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram
 60. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 63. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux:cmd_xbar_demux
 64. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001
 65. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux
 66. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux_001
 67. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux_002
 68. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_003:rsp_xbar_demux_003
 69. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_003:rsp_xbar_demux_004
 70. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_003:rsp_xbar_demux_005
 71. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002
 72. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_006:rsp_xbar_demux_006
 73. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_006:rsp_xbar_demux_007
 74. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 75. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 76. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 77. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 78. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 79. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_c3d1:auto_generated
 80. Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_ivc1:auto_generated
 81. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io
 82. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo
 83. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
 84. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
 85. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
 86. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
 87. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
 88. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
 89. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u
 90. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
 91. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
 92. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
 93. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
 94. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
 95. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
 96. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u
 97. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo
 98. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
 99. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
100. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
101. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
102. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
103. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
104. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u
105. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u
106. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u
107. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u
108. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
109. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
110. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
111. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
112. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
113. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
114. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u
115. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u
116. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u
117. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u
118. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
119. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
120. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem
121. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram
122. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:cpu_instruction_master_translator
123. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:cpu_data_master_translator
124. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
125. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:onchip_mem_s1_translator
126. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sdram_s1_translator
127. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:clock_crossing_io_s0_translator
128. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
129. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator
130. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:clock_crossing_io_m0_translator
131. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:timer_s1_translator
132. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator
133. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
134. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
135. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
136. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent
139. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent
142. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent
145. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
148. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent
151. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
154. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent
155. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent
156. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
159. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router:addr_router|DE2_115_QSYS_addr_router_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router_001:addr_router_001|DE2_115_QSYS_addr_router_001_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router:id_router|DE2_115_QSYS_id_router_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router:id_router_001|DE2_115_QSYS_id_router_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router:id_router_002|DE2_115_QSYS_id_router_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_003:id_router_003|DE2_115_QSYS_id_router_003_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_003:id_router_004|DE2_115_QSYS_id_router_003_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_003:id_router_005|DE2_115_QSYS_id_router_003_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router_002:addr_router_002|DE2_115_QSYS_addr_router_002_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_006:id_router_006|DE2_115_QSYS_id_router_006_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_006:id_router_007|DE2_115_QSYS_id_router_006_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter
173. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter_001
174. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller
175. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
176. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001
177. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
178. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002
179. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
180. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
191. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
192. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser
193. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
194. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
195. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
196. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001
197. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
198. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
199. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
200. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer
201. Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
202. Parameter Settings for Inferred Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0
203. Parameter Settings for Inferred Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0
204. scfifo Parameter Settings by Entity Instance
205. altsyncram Parameter Settings by Entity Instance
206. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001"
207. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser"
208. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
209. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
210. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
211. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
212. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002"
213. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001"
214. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller"
215. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_006:id_router_006|DE2_115_QSYS_id_router_006_default_decode:the_default_decode"
216. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_003:id_router_003|DE2_115_QSYS_id_router_003_default_decode:the_default_decode"
217. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router:id_router|DE2_115_QSYS_id_router_default_decode:the_default_decode"
218. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
219. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
220. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
221. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
222. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
223. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
224. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
225. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
226. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
227. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator"
228. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:timer_s1_translator"
229. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:clock_crossing_io_m0_translator"
230. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator"
231. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
232. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:clock_crossing_io_s0_translator"
233. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sdram_s1_translator"
234. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:onchip_mem_s1_translator"
235. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
236. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:cpu_data_master_translator"
237. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:cpu_instruction_master_translator"
238. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|DE2_115_QSYS_sdram_input_efifo_module:the_DE2_115_QSYS_sdram_input_efifo_module"
239. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_altpll_ktn2:sd1"
240. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic"
241. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart"
242. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu"
243. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo"
244. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo"
245. Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst"
246. Elapsed Time Per Partition
247. Analysis & Synthesis Messages
248. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 07 18:54:45 2017     ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; de2_115_golden_sopc                       ;
; Top-level Entity Name              ; de2_115_golden_sopc                       ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 4,265                                     ;
;     Total combinational functions  ; 3,633                                     ;
;     Dedicated logic registers      ; 2,535                                     ;
; Total registers                    ; 2535                                      ;
; Total pins                         ; 480                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 3,199,680                                 ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP4CE115F29C7       ;                     ;
; Top-level entity name                                                      ; de2_115_golden_sopc ; de2_115_golden_sopc ;
; Family name                                                                ; Cyclone IV E        ; Stratix II          ;
; Use smart compilation                                                      ; On                  ; Off                 ;
; Maximum processors allowed for parallel compilation                        ; 2                   ;                     ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto DSP Block Replacement                                                 ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                  ; On                  ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------+
; File Name with User-Entered Path                                                                          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                              ; Library                           ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------+
; de2_115_golden_sopc.v                                                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v                                                      ;                                   ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/DE2_115_QSYS.v                                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/DE2_115_QSYS.v                                          ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_addr_router.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_addr_router.sv                  ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_addr_router_001.sv              ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_addr_router_001.sv              ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_addr_router_002.sv              ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_addr_router_002.sv              ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v                        ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v                        ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cmd_xbar_demux.sv               ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cmd_xbar_demux.sv               ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cmd_xbar_demux_001.sv           ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cmd_xbar_demux_001.sv           ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cmd_xbar_demux_002.sv           ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cmd_xbar_demux_002.sv           ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cmd_xbar_mux.sv                 ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cmd_xbar_mux.sv                 ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu.v                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu.v                           ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_jtag_debug_module_sysclk.v  ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_jtag_debug_module_tck.v     ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_jtag_debug_module_wrapper.v ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_jtag_debug_module_wrapper.v ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_mult_cell.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_mult_cell.v                 ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_oci_test_bench.v            ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_test_bench.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu_test_bench.v                ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_id_router.sv                    ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_id_router.sv                    ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_id_router_003.sv                ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_id_router_003.sv                ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_id_router_006.sv                ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_id_router_006.sv                ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_irq_mapper.sv                   ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_irq_mapper.sv                   ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_jtag_uart.v                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_jtag_uart.v                     ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_onchip_mem.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_onchip_mem.v                    ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_demux.sv               ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_demux.sv               ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_demux_003.sv           ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_demux_003.sv           ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_demux_006.sv           ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_demux_006.sv           ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_mux.sv                 ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_mux.sv                 ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_mux_001.sv             ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_mux_001.sv             ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_mux_002.sv             ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_rsp_xbar_mux_002.sv             ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v                         ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sysid.v                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sysid.v                         ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_timer.v                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_timer.v                         ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_avalon_dc_fifo.v                      ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_avalon_dc_fifo.v                      ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_avalon_mm_clock_crossing_bridge.v     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_avalon_mm_clock_crossing_bridge.v     ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_avalon_sc_fifo.v                      ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_avalon_sc_fifo.v                      ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_avalon_st_clock_crosser.v             ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_avalon_st_clock_crosser.v             ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.v   ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.v   ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_dcfifo_synchronizer_bundle.v          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_dcfifo_synchronizer_bundle.v          ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_irq_clock_crosser.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_irq_clock_crosser.sv                  ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_arbitrator.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_arbitrator.sv                  ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_burst_uncompressor.sv          ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_burst_uncompressor.sv          ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_master_agent.sv                ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_master_agent.sv                ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_master_translator.sv           ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_master_translator.sv           ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_slave_agent.sv                 ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_slave_agent.sv                 ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_slave_translator.sv            ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_slave_translator.sv            ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_traffic_limiter.sv             ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_traffic_limiter.sv             ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_reset_controller.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_reset_controller.v                    ; altera_reserved_qsys_DE2_115_QSYS ;
; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_reset_synchronizer.v                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_reset_synchronizer.v                  ; altera_reserved_qsys_DE2_115_QSYS ;
; altera_std_synchronizer.v                                                                                 ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/altera_std_synchronizer.v                                   ;                                   ;
; altsyncram.tdf                                                                                            ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/altsyncram.tdf                                              ;                                   ;
; stratix_ram_block.inc                                                                                     ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;                                   ;
; lpm_mux.inc                                                                                               ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;                                   ;
; lpm_decode.inc                                                                                            ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/lpm_decode.inc                                              ;                                   ;
; aglobal121.inc                                                                                            ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/aglobal121.inc                                              ;                                   ;
; a_rdenreg.inc                                                                                             ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;                                   ;
; altrom.inc                                                                                                ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/altrom.inc                                                  ;                                   ;
; altram.inc                                                                                                ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/altram.inc                                                  ;                                   ;
; altdpram.inc                                                                                              ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/altdpram.inc                                                ;                                   ;
; db/altsyncram_cjd1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/altsyncram_cjd1.tdf                                                     ;                                   ;
; db/altsyncram_l9h1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/altsyncram_l9h1.tdf                                                     ;                                   ;
; db/altsyncram_kvg1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/altsyncram_kvg1.tdf                                                     ;                                   ;
; db/altsyncram_lvg1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/altsyncram_lvg1.tdf                                                     ;                                   ;
; altmult_add.tdf                                                                                           ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/altmult_add.tdf                                             ;                                   ;
; stratix_mac_mult.inc                                                                                      ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/stratix_mac_mult.inc                                        ;                                   ;
; stratix_mac_out.inc                                                                                       ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/stratix_mac_out.inc                                         ;                                   ;
; db/mult_add_75u2.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/mult_add_75u2.tdf                                                       ;                                   ;
; db/ded_mult_ks81.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/ded_mult_ks81.tdf                                                       ;                                   ;
; db/dffpipe_93c.tdf                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/dffpipe_93c.tdf                                                         ;                                   ;
; db/mult_add_95u2.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/mult_add_95u2.tdf                                                       ;                                   ;
; db/altsyncram_e982.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/altsyncram_e982.tdf                                                     ;                                   ;
; db/altsyncram_0a02.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/altsyncram_0a02.tdf                                                     ;                                   ;
; sld_virtual_jtag_basic.v                                                                                  ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                    ;                                   ;
; scfifo.tdf                                                                                                ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/scfifo.tdf                                                  ;                                   ;
; a_regfifo.inc                                                                                             ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/a_regfifo.inc                                               ;                                   ;
; a_dpfifo.inc                                                                                              ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/a_dpfifo.inc                                                ;                                   ;
; a_i2fifo.inc                                                                                              ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/a_i2fifo.inc                                                ;                                   ;
; a_fffifo.inc                                                                                              ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/a_fffifo.inc                                                ;                                   ;
; a_f2fifo.inc                                                                                              ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/a_f2fifo.inc                                                ;                                   ;
; db/scfifo_jr21.tdf                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/scfifo_jr21.tdf                                                         ;                                   ;
; db/a_dpfifo_q131.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/a_dpfifo_q131.tdf                                                       ;                                   ;
; db/a_fefifo_7cf.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/a_fefifo_7cf.tdf                                                        ;                                   ;
; db/cntr_do7.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/cntr_do7.tdf                                                            ;                                   ;
; db/dpram_nl21.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/dpram_nl21.tdf                                                          ;                                   ;
; db/altsyncram_r1m1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/altsyncram_r1m1.tdf                                                     ;                                   ;
; db/cntr_1ob.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/cntr_1ob.tdf                                                            ;                                   ;
; alt_jtag_atlantic.v                                                                                       ; yes             ; Encrypted Megafunction                 ; g:/new folder/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                         ;                                   ;
; db/altsyncram_evc1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/altsyncram_evc1.tdf                                                     ;                                   ;
; db/decode_7ua.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/decode_7ua.tdf                                                          ;                                   ;
; db/mux_4qb.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/mux_4qb.tdf                                                             ;                                   ;
; altera_std_synchronizer_bundle.v                                                                          ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                            ;                                   ;
; sld_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                 ; g:/new folder/quartus/libraries/megafunctions/sld_hub.vhd                                                 ;                                   ;
; sld_jtag_hub.vhd                                                                                          ; yes             ; Encrypted Megafunction                 ; g:/new folder/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                            ;                                   ;
; sld_rom_sr.vhd                                                                                            ; yes             ; Encrypted Megafunction                 ; g:/new folder/quartus/libraries/megafunctions/sld_rom_sr.vhd                                              ;                                   ;
; db/altsyncram_c3d1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/altsyncram_c3d1.tdf                                                     ;                                   ;
; db/altsyncram_ivc1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/altsyncram_ivc1.tdf                                                     ;                                   ;
; lpm_add_sub.tdf                                                                                           ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/lpm_add_sub.tdf                                             ;                                   ;
; addcore.inc                                                                                               ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/addcore.inc                                                 ;                                   ;
; look_add.inc                                                                                              ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/look_add.inc                                                ;                                   ;
; bypassff.inc                                                                                              ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/bypassff.inc                                                ;                                   ;
; altshift.inc                                                                                              ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/altshift.inc                                                ;                                   ;
; alt_stratix_add_sub.inc                                                                                   ; yes             ; Megafunction                           ; g:/new folder/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                     ;                                   ;
; db/add_sub_qvi.tdf                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Udeni/Desktop/aaa/FYP/db/add_sub_qvi.tdf                                                         ;                                   ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 4,265   ;
;                                             ;         ;
; Total combinational functions               ; 3633    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 1789    ;
;     -- 3 input functions                    ; 1296    ;
;     -- <=2 input functions                  ; 548     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 3308    ;
;     -- arithmetic mode                      ; 325     ;
;                                             ;         ;
; Total registers                             ; 2535    ;
;     -- Dedicated logic registers            ; 2535    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 480     ;
; Total memory bits                           ; 3199680 ;
; Embedded Multiplier 9-bit elements          ; 4       ;
; Total PLLs                                  ; 1       ;
;     -- PLLs                                 ; 1       ;
;                                             ;         ;
; Maximum fan-out                             ; 2918    ;
; Total fan-out                               ; 32723   ;
; Average fan-out                             ; 4.15    ;
+---------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |de2_115_golden_sopc                                                                                                  ; 3633 (5)          ; 2535 (0)     ; 3199680     ; 4            ; 0       ; 2         ; 480  ; 0            ; |de2_115_golden_sopc                                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |DE2_115_QSYS:DE2_115_qsys_inst|                                                                                   ; 3468 (0)          ; 2438 (0)     ; 3199680     ; 4            ; 0       ; 2         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst                                                                                                                                                                                                                                                                                                                       ;              ;
;       |DE2_115_QSYS_addr_router:addr_router|                                                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router:addr_router                                                                                                                                                                                                                                                                                  ;              ;
;       |DE2_115_QSYS_addr_router_001:addr_router_001|                                                                  ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                          ;              ;
;       |DE2_115_QSYS_addr_router_002:addr_router_002|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router_002:addr_router_002                                                                                                                                                                                                                                                                          ;              ;
;       |DE2_115_QSYS_altpll:altpll|                                                                                    ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll                                                                                                                                                                                                                                                                                            ;              ;
;          |DE2_115_QSYS_altpll_altpll_ktn2:sd1|                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_altpll_ktn2:sd1                                                                                                                                                                                                                                                        ;              ;
;          |DE2_115_QSYS_altpll_stdsync_sv6:stdsync2|                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                   ;              ;
;             |DE2_115_QSYS_altpll_dffpipe_l2c:dffpipe3|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_stdsync_sv6:stdsync2|DE2_115_QSYS_altpll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                          ;              ;
;       |DE2_115_QSYS_cmd_xbar_demux:cmd_xbar_demux|                                                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                            ;              ;
;       |DE2_115_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                    ;              ;
;       |DE2_115_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002|                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                                                                                                                                                                                    ;              ;
;       |DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|                                                                    ; 60 (55)           ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                            ;              ;
;          |altera_merlin_arbitrator:arb|                                                                               ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ;              ;
;       |DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|                                                                    ; 67 (60)           ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                            ;              ;
;          |altera_merlin_arbitrator:arb|                                                                               ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ;              ;
;       |DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|                                                                        ; 56 (49)           ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                ;              ;
;          |altera_merlin_arbitrator:arb|                                                                               ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                   ;              ;
;       |DE2_115_QSYS_cpu:cpu|                                                                                          ; 1593 (1252)       ; 1141 (957)   ; 46080       ; 4            ; 0       ; 2         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu                                                                                                                                                                                                                                                                                                  ;              ;
;          |DE2_115_QSYS_cpu_ic_data_module:DE2_115_QSYS_cpu_ic_data|                                                   ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_data_module:DE2_115_QSYS_cpu_ic_data                                                                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                               ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_data_module:DE2_115_QSYS_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ;              ;
;                |altsyncram_cjd1:auto_generated|                                                                       ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_data_module:DE2_115_QSYS_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                ;              ;
;          |DE2_115_QSYS_cpu_ic_tag_module:DE2_115_QSYS_cpu_ic_tag|                                                     ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_tag_module:DE2_115_QSYS_cpu_ic_tag                                                                                                                                                                                                                                           ;              ;
;             |altsyncram:the_altsyncram|                                                                               ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_tag_module:DE2_115_QSYS_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ;              ;
;                |altsyncram_l9h1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_tag_module:DE2_115_QSYS_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_l9h1:auto_generated                                                                                                                                                                                  ;              ;
;          |DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell                                                                                                                                                                                                                                        ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                     ;              ;
;                |mult_add_75u2:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated                                                                                                                                                                        ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                                ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                     ;              ;
;                |mult_add_95u2:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated                                                                                                                                                                        ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                                ;              ;
;          |DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|                                                  ; 226 (28)          ; 183 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci                                                                                                                                                                                                                                        ;              ;
;             |DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|               ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper                                                                                                                                              ;              ;
;                |DE2_115_QSYS_cpu_jtag_debug_module_sysclk:the_DE2_115_QSYS_cpu_jtag_debug_module_sysclk|              ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_sysclk:the_DE2_115_QSYS_cpu_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_sysclk:the_DE2_115_QSYS_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_sysclk:the_DE2_115_QSYS_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|                    ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:DE2_115_QSYS_cpu_jtag_debug_module_phy|                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_115_QSYS_cpu_jtag_debug_module_phy                                                                                ;              ;
;             |DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|                                 ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg                                                                                                                                                                ;              ;
;             |DE2_115_QSYS_cpu_nios2_oci_break:the_DE2_115_QSYS_cpu_nios2_oci_break|                                   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_break:the_DE2_115_QSYS_cpu_nios2_oci_break                                                                                                                                                                  ;              ;
;             |DE2_115_QSYS_cpu_nios2_oci_debug:the_DE2_115_QSYS_cpu_nios2_oci_debug|                                   ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_debug:the_DE2_115_QSYS_cpu_nios2_oci_debug                                                                                                                                                                  ;              ;
;             |DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|                                         ; 55 (55)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem                                                                                                                                                                        ;              ;
;                |DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_e982:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e982:auto_generated          ;              ;
;          |DE2_115_QSYS_cpu_register_bank_a_module:DE2_115_QSYS_cpu_register_bank_a|                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_a_module:DE2_115_QSYS_cpu_register_bank_a                                                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_a_module:DE2_115_QSYS_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ;              ;
;                |altsyncram_kvg1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_a_module:DE2_115_QSYS_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_kvg1:auto_generated                                                                                                                                                                ;              ;
;          |DE2_115_QSYS_cpu_register_bank_b_module:DE2_115_QSYS_cpu_register_bank_b|                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_b_module:DE2_115_QSYS_cpu_register_bank_b                                                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_b_module:DE2_115_QSYS_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ;              ;
;                |altsyncram_lvg1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_b_module:DE2_115_QSYS_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_lvg1:auto_generated                                                                                                                                                                ;              ;
;          |DE2_115_QSYS_cpu_test_bench:the_DE2_115_QSYS_cpu_test_bench|                                                ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_test_bench:the_DE2_115_QSYS_cpu_test_bench                                                                                                                                                                                                                                      ;              ;
;          |lpm_add_sub:Add8|                                                                                           ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|lpm_add_sub:Add8                                                                                                                                                                                                                                                                                 ;              ;
;             |add_sub_qvi:auto_generated|                                                                              ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|lpm_add_sub:Add8|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                      ;              ;
;       |DE2_115_QSYS_jtag_uart:jtag_uart|                                                                              ; 139 (35)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                      ;              ;
;          |DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                  ;              ;
;             |scfifo:rfifo|                                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                     ;              ;
;                |scfifo_jr21:auto_generated|                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                          ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                     ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                        ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ;              ;
;                         |cntr_do7:count_usedw|                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                        ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                               ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                     ;              ;
;                      |dpram_nl21:FIFOram|                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                  ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                      ;              ;
;          |DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                  ;              ;
;             |scfifo:wfifo|                                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                     ;              ;
;                |scfifo_jr21:auto_generated|                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                          ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                     ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                        ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ;              ;
;                         |cntr_do7:count_usedw|                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                        ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                               ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                     ;              ;
;                      |dpram_nl21:FIFOram|                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                  ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                      ;              ;
;          |alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|                                                 ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                           ;              ;
;       |DE2_115_QSYS_onchip_mem:onchip_mem|                                                                            ; 206 (0)           ; 4 (0)        ; 3145728     ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                    ;              ;
;          |altsyncram:the_altsyncram|                                                                                  ; 206 (0)           ; 4 (0)        ; 3145728     ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                          ;              ;
;             |altsyncram_evc1:auto_generated|                                                                          ; 206 (0)           ; 4 (4)        ; 3145728     ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_evc1:auto_generated                                                                                                                                                                                                                           ;              ;
;                |decode_7ua:decode3|                                                                                   ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_evc1:auto_generated|decode_7ua:decode3                                                                                                                                                                                                        ;              ;
;                |mux_4qb:mux2|                                                                                         ; 192 (192)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_evc1:auto_generated|mux_4qb:mux2                                                                                                                                                                                                              ;              ;
;       |DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux_001|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                        ;              ;
;       |DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux_002|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                        ;              ;
;       |DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                            ;              ;
;       |DE2_115_QSYS_rsp_xbar_mux:rsp_xbar_mux|                                                                        ; 97 (97)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                ;              ;
;       |DE2_115_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                        ;              ;
;       |DE2_115_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002|                                                                ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002                                                                                                                                                                                                                                                                        ;              ;
;       |DE2_115_QSYS_sdram:sdram|                                                                                      ; 327 (255)         ; 338 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                              ;              ;
;          |DE2_115_QSYS_sdram_input_efifo_module:the_DE2_115_QSYS_sdram_input_efifo_module|                            ; 72 (72)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|DE2_115_QSYS_sdram_input_efifo_module:the_DE2_115_QSYS_sdram_input_efifo_module                                                                                                                                                                                                              ;              ;
;       |DE2_115_QSYS_timer:timer|                                                                                      ; 128 (128)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer                                                                                                                                                                                                                                                                                              ;              ;
;       |altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|                                                      ; 139 (32)          ; 222 (11)     ; 6848        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io                                                                                                                                                                                                                                                              ;              ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                             ; 39 (39)           ; 85 (49)      ; 704         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                               ;              ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                          ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                ;              ;
;                |altera_std_synchronizer:sync[0].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[1].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[2].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[3].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[4].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[5].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u                                                                                                                                              ;              ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                         ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                               ;              ;
;                |altera_std_synchronizer:sync[0].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[1].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[2].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[3].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[4].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[5].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u                                                                                                                                             ;              ;
;             |altsyncram:mem_rtl_0|                                                                                    ; 0 (0)             ; 0 (0)        ; 704         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                          ;              ;
;                |altsyncram_ivc1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 704         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_ivc1:auto_generated                                                                                                                                                                           ;              ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                             ; 68 (68)           ; 126 (72)     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                               ;              ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                          ; 0 (0)             ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                ;              ;
;                |altera_std_synchronizer:sync[0].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[1].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[2].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[3].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[4].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[5].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[6].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[7].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u                                                                                                                                              ;              ;
;                |altera_std_synchronizer:sync[8].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u                                                                                                                                              ;              ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                         ; 0 (0)             ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                               ;              ;
;                |altera_std_synchronizer:sync[0].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[1].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[2].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[3].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[4].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[5].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[6].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[7].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u                                                                                                                                             ;              ;
;                |altera_std_synchronizer:sync[8].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u                                                                                                                                             ;              ;
;             |altsyncram:mem_rtl_0|                                                                                    ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                          ;              ;
;                |altsyncram_c3d1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_c3d1:auto_generated                                                                                                                                                                           ;              ;
;       |altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|                   ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                           ;              ;
;       |altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                             ;              ;
;       |altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 292 (292)         ; 289 (289)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                         ;              ;
;       |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ;              ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                  ;              ;
;       |altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                ;              ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                             ; 32 (32)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                     ;              ;
;       |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                          ;              ;
;       |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                             ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                     ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                          ; 3 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                  ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 3 (3)             ; 10 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                         ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                          ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                          ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                              ; 4 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                      ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                             ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                              ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                              ;              ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                             ;              ;
;          |altera_std_synchronizer_bundle:sync|                                                                        ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                         ;              ;
;             |altera_std_synchronizer:sync[0].u|                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                       ;              ;
;       |altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                            ;              ;
;       |altera_merlin_master_translator:cpu_data_master_translator|                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                            ;              ;
;       |altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|                          ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                  ;              ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ;              ;
;       |altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                              ;              ;
;       |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                             ;              ;
;       |altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                     ;              ;
;       |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                          ;              ;
;       |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                               ;              ;
;       |altera_merlin_slave_translator:altpll_pll_slave_translator|                                                    ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator                                                                                                                                                                                                                                                            ;              ;
;       |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                               ; 14 (14)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                       ;              ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                         ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                 ;              ;
;       |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                                               ;              ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                                 ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                         ;              ;
;       |altera_merlin_slave_translator:timer_s1_translator|                                                            ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                    ;              ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                                     ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                             ;              ;
;       |altera_merlin_traffic_limiter:limiter|                                                                         ; 12 (12)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                 ;              ;
;       |altera_reset_controller:rst_controller_001|                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                            ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ;              ;
;       |altera_reset_controller:rst_controller_002|                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                            ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ;              ;
;       |altera_reset_controller:rst_controller|                                                                        ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                     ;              ;
;    |sld_hub:auto_hub|                                                                                                 ; 160 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                  ; 159 (119)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                                    ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                              ;              ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_data_module:DE2_115_QSYS_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_tag_module:DE2_115_QSYS_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_l9h1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; DE2_115_QSYS_cpu_ic_tag_ram.mif              ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e982:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; DE2_115_QSYS_cpu_ociram_default_contents.mif ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_a_module:DE2_115_QSYS_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_kvg1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; DE2_115_QSYS_cpu_rf_ram_a.mif                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_b_module:DE2_115_QSYS_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_lvg1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; DE2_115_QSYS_cpu_rf_ram_b.mif                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_evc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 98304        ; 32           ; --           ; --           ; 3145728 ; DE2_115_QSYS_onchip_mem.hex                  ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_ivc1:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704     ; None                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_c3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144    ; None                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                       ;
+--------+-------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File                                                                 ;
+--------+-------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu ; C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu.v ;
+--------+-------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_next ;
+------------------+------------------+------------------+------------------+-------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001        ;
+------------------+------------------+------------------+------------------+-------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                       ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                       ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                       ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                       ;
+------------------+------------------+------------------+------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_state                                                                                                  ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_next ;
+------------+------------+------------+------------+-------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                      ;
+------------+------------+------------+------------+-------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                               ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                               ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                               ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                               ;
+------------+------------+------------+------------+-------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000      ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                       ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                       ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                       ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                       ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                       ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_sysclk:the_DE2_115_QSYS_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_sysclk:the_DE2_115_QSYS_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_sysclk:the_DE2_115_QSYS_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_sysclk:the_DE2_115_QSYS_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_itrace:the_DE2_115_QSYS_cpu_nios2_oci_itrace|itm[0..35]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,86,87]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,86,87]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,4,6,13..15,20..23,25,26,29,31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|E_control_reg_rddata[1..3,5..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_dbrk:the_DE2_115_QSYS_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_dbrk:the_DE2_115_QSYS_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_dbrk:the_DE2_115_QSYS_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_xbrk:the_DE2_115_QSYS_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_xbrk:the_DE2_115_QSYS_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_xbrk:the_DE2_115_QSYS_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[20..23,25,26,29,31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[20..23,25,26,29,31]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][87]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][87]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][87]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][86]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][85]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][87]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][86]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][85]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[33][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[33][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[33][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[34][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[34][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[34][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[35][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[35][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[35][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[36][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[36][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[36][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[37][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[37][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[37][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[38][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[38][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[38][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[39][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[39][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[39][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[40][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[40][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[40][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[41][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[41][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[41][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[42][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[42][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[42][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[43][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[43][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[43][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[44][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[44][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[44][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[45][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[45][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[45][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[46][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[46][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[46][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[47][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[47][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[47][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[48][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[48][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[48][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[49][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[49][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[49][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[50][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[50][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[50][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[51][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[51][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[51][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[52][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[52][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[52][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[53][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[53][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[53][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[54][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[54][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[54][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[55][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[55][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[55][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[56][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[56][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[56][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[57][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[57][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[57][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[58][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[58][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[58][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[59][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[59][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[59][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[60][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[60][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[60][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[61][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[61][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[61][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[62][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[62][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[62][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[63][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[63][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[63][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[64][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[64][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[64][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[65][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[65][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[65][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[66][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[66][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[66][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[67][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[67][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[67][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[68][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[68][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[68][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[69][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[69][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[69][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[70][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[70][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[70][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[71][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[71][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[71][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[72][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[72][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[72][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[73][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[73][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[73][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[74][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[74][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[74][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[75][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[75][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[75][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[76][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[76][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[76][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[77][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[77][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[77][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[78][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[78][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[78][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[79][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[79][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[79][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[80][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[80][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[80][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[81][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[81][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[81][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[82][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[82][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[82][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[83][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[83][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[83][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[84][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[84][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[84][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[85][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[85][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[85][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[86][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[86][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[86][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[87][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[87][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[87][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[88][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[88][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[88][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[89][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[89][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[89][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[90][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[90][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[90][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[91][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[91][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[91][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[92][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[92][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[92][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[93][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[93][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[93][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[94][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[94][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[94][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[95][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[95][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[95][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[97][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[97][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[97][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[98][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[98][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[98][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[99][87]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[99][86]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[99][85]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[100][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[100][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[100][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[101][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[101][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[101][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[102][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[102][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[102][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[103][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[103][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[103][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[104][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[104][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[104][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[105][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[105][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[105][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[106][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[106][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[106][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[107][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[107][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[107][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[108][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[108][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[108][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[109][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[109][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[109][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[110][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[110][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[110][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[111][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[111][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[111][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[112][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[112][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[112][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[113][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[113][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[113][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[114][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[114][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[114][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[115][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[115][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[115][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[116][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[116][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[116][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[117][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[117][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[117][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[118][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[118][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[118][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[119][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[119][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[119][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[120][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[120][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[120][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[121][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[121][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[121][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[122][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[122][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[122][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[123][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[123][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[123][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[124][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[124][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[124][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[125][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[125][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[125][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[126][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[126][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[126][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[127][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[127][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[127][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[128][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[128][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[128][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[129][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[129][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[129][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[130][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[130][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[130][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[131][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[131][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[131][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[132][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[132][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[132][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[133][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[133][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[133][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[134][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[134][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[134][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[135][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[135][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[135][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[136][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[136][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[136][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[137][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[137][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[137][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[138][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[138][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[138][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[139][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[139][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[139][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[140][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[140][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[140][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[141][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[141][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[141][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[142][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[142][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[142][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[143][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[143][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[143][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[144][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[144][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[144][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[145][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[145][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[145][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[146][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[146][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[146][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[147][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[147][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[147][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[148][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[148][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[148][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[149][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[149][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[149][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[150][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[150][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[150][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[151][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[151][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[151][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[152][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[152][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[152][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[153][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[153][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[153][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[154][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[154][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[154][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[155][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[155][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[155][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[156][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[156][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[156][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[157][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[157][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[157][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[158][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[158][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[158][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[159][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[159][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[159][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[160][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[160][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[160][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[161][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[161][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[161][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[162][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[162][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[162][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[163][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[163][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[163][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[164][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[164][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[164][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[165][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[165][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[165][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[166][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[166][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[166][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[167][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[167][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[167][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[168][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[168][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[168][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[169][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[169][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[169][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[170][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[170][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[170][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[171][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[171][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[171][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[172][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[172][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[172][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[173][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[173][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[173][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[174][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[174][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[174][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[175][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[175][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[175][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[176][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[176][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[176][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[177][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[177][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[177][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[178][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[178][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[178][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[179][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[179][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[179][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[180][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[180][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[180][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[181][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[181][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[181][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[182][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[182][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[182][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[183][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[183][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[183][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[184][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[184][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[184][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[185][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[185][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[185][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[186][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[186][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[186][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[187][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[187][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[187][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[188][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[188][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[188][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[189][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[189][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[189][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[190][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[190][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[190][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[191][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[191][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[191][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[192][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[192][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[192][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[193][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[193][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[193][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[194][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[194][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[194][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[195][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[195][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[195][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[196][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[196][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[196][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[197][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[197][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[197][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[198][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[198][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[198][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[199][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[199][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[199][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[200][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[200][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[200][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[201][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[201][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[201][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[202][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[202][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[202][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[203][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[203][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[203][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[204][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[204][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[204][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[205][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[205][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[205][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[206][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[206][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[206][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[207][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[207][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[207][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[208][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[208][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[208][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[209][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[209][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[209][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[210][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[210][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[210][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[211][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[211][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[211][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[212][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[212][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[212][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[213][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[213][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[213][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[214][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[214][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[214][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[215][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[215][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[215][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[216][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[216][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[216][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[217][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[217][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[217][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[218][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[218][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[218][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[219][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[219][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[219][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[220][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[220][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[220][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[221][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[221][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[221][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[222][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[222][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[222][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[223][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[223][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[223][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[224][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[224][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[224][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[225][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[225][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[225][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[226][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[226][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[226][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[227][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[227][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[227][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[228][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[228][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[228][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[229][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[229][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[229][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[230][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[230][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[230][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[231][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[231][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[231][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[232][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[232][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[232][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[233][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[233][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[233][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[234][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[234][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[234][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[235][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[235][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[235][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[236][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[236][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[236][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[237][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[237][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[237][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[238][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[238][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[238][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[239][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[239][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[239][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[240][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[240][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[240][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[241][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[241][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[241][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[242][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[242][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[242][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[243][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[243][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[243][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[244][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[244][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[244][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[245][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[245][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[245][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[246][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[246][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[246][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[247][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[247][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[247][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[248][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[248][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[248][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[249][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[249][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[249][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[250][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[250][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[250][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[251][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[251][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[251][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[252][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[252][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[252][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[253][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[253][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[253][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[254][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[254][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[254][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[255][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[255][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[255][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[256][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[256][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[256][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[257][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[257][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[257][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[258][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[258][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[258][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[259][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[259][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[259][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[260][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[260][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[260][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[261][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[261][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[261][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[262][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[262][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[262][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[263][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[263][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[263][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[264][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[264][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[264][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[265][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[265][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[265][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[266][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[266][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[266][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[267][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[267][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[267][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[268][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[268][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[268][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[269][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[269][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[269][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[270][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[270][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[270][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[271][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[271][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[271][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[272][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[272][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[272][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[273][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[273][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[273][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[274][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[274][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[274][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[275][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[275][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[275][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[276][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[276][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[276][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[277][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[277][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[277][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[278][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[278][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[278][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[279][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[279][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[279][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[280][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[280][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[280][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[281][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[281][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[281][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[282][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[282][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[282][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[283][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[283][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[283][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[284][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[284][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[284][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[285][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[285][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[285][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[286][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[286][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[286][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[287][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[287][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[287][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[288][87]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[288][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[288][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                 ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                                                 ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                               ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                               ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                               ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                               ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                  ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                  ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                  ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                  ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                       ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                       ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[288][64]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[288][71]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[288][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[288][71]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][102]                                                                                                                                                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                     ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                    ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                     ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                     ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                     ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                     ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1..3,5,7..12,16..19,24,27,28]                                                                                                                                                           ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                           ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                   ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                                                                                                                                                                 ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                               ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                               ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                               ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                               ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                           ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                                 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                  ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                  ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                  ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                  ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                   ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                       ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                       ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                        ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][70]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][70]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][70]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][71]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][70]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][71]                                                                                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[279][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[279][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[279][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[279][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[280][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[280][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[280][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[280][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[281][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[281][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[281][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[281][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[282][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[282][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[282][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[282][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[283][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[283][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[283][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[283][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[284][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[284][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[284][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[284][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[285][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[285][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[285][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[285][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[286][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[286][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[286][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[286][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[287][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[287][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[287][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[287][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                               ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][102]                                                                                                                                                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][72]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][102]                                                                                                                                                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][72]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][102]                                                                                                                                                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][72]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][102]                                                                                                                                                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][70]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][87]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][72]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][102]                                                                                                                                                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][70]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][87]                                                                                                                                                                          ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                           ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                     ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                    ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                     ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                     ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                     ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                     ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                      ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                              ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                         ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                      ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|clr_break_line                                                                                                                                                                                                                                   ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|clr_break_line                                                                                                                                                                                                                                   ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|clr_break_line                                                                                                                                                                                                                                   ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|clr_break_line                                                                                                                                                                                                                                   ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                    ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                                  ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                    ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|E_compare_op[0]                                                                                                                                                                                                                                  ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[278][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[278][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[278][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[278][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[277][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[277][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[277][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[277][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[276][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[276][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[276][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[276][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[275][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[275][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[275][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[275][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[274][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[274][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[274][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[274][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[273][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[273][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[273][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[273][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[272][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[272][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[272][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[272][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[271][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[271][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[271][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[271][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[270][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[270][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[270][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[270][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[269][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[269][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[269][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[269][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[268][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[268][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[268][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[268][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[267][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[267][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[267][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[267][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[266][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[266][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[266][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[266][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[265][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[265][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[265][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[265][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[264][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[264][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[264][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[264][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[263][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[263][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[263][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[263][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[262][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[262][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[262][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[262][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[261][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[261][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[261][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[261][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[260][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[260][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[260][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[260][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[259][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[259][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[259][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[259][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[258][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[258][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[258][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[258][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[257][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[257][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[257][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[257][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[256][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[256][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[256][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[256][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[33][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[33][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[33][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[33][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[255][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[255][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[255][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[255][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[34][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[34][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[34][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[34][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[254][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[254][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[254][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[254][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[35][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[35][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[35][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[35][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[253][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[253][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[253][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[253][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[36][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[36][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[36][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[36][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[252][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[252][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[252][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[252][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[37][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[37][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[37][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[37][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[251][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[251][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[251][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[251][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[38][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[38][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[38][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[38][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[250][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[250][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[250][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[250][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[39][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[39][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[39][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[39][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[249][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[249][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[249][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[249][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[40][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[40][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[40][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[40][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[248][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[248][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[248][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[248][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[41][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[41][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[41][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[41][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[247][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[247][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[247][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[247][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[42][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[42][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[42][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[42][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[246][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[246][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[246][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[246][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[43][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[43][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[43][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[43][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[245][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[245][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[245][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[245][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[44][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[44][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[44][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[44][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[244][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[244][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[244][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[244][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[45][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[45][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[45][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[45][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[243][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[243][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[243][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[243][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[46][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[46][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[46][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[46][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[242][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[242][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[242][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[242][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[47][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[47][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[47][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[47][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[241][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[241][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[241][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[241][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[48][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[48][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[48][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[48][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[240][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[240][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[240][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[240][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[49][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[49][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[49][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[49][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[239][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[239][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[239][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[239][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[50][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[50][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[50][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[50][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[238][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[238][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[238][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[238][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[51][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[51][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[51][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[51][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[237][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[237][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[237][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[237][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[52][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[52][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[52][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[52][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[236][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[236][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[236][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[236][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[53][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[53][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[53][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[53][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[235][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[235][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[235][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[235][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[54][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[54][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[54][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[54][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[234][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[234][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[234][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[234][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[55][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[55][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[55][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[55][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[233][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[233][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[233][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[233][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[56][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[56][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[56][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[56][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[232][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[232][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[232][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[232][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[57][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[57][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[57][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[57][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[231][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[231][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[231][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[231][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[58][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[58][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[58][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[58][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[230][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[230][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[230][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[230][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[59][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[59][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[59][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[59][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[229][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[229][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[229][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[229][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[60][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[60][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[60][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[60][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[228][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[228][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[228][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[228][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[61][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[61][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[61][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[61][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[227][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[227][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[227][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[227][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[62][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[62][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[62][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[62][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[226][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[226][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[226][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[226][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[63][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[63][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[63][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[63][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[225][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[225][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[225][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[225][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[64][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[64][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[64][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[64][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[224][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[224][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[224][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[224][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[65][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[65][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[65][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[65][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[223][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[223][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[223][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[223][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[66][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[66][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[66][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[66][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[222][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[222][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[222][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[222][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[67][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[67][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[67][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[67][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[221][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[221][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[221][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[221][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[68][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[68][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[68][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[68][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[220][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[220][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[220][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[220][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[69][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[69][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[69][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[69][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[219][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[219][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[219][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[219][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[70][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[70][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[70][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[70][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[218][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[218][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[218][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[218][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[71][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[71][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[71][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[71][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[217][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[217][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[217][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[217][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[72][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[72][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[72][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[72][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[216][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[216][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[216][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[216][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[73][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[73][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[73][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[73][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[215][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[215][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[215][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[215][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[74][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[74][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[74][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[74][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[214][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[214][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[214][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[214][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[75][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[75][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[75][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[75][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[213][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[213][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[213][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[213][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[76][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[76][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[76][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[76][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[212][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[212][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[212][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[212][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[77][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[77][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[77][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[77][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[211][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[211][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[211][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[211][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[78][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[78][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[78][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[78][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[210][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[210][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[210][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[210][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[79][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[79][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[79][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[79][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[209][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[209][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[209][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[209][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[80][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[80][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[80][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[80][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[208][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[208][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[208][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[208][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[81][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[81][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[81][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[81][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[207][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[207][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[207][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[207][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[82][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[82][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[82][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[82][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[206][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[206][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[206][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[206][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[83][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[83][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[83][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[83][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[205][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[205][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[205][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[205][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[84][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[84][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[84][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[84][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[204][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[204][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[204][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[204][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[85][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[85][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[85][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[85][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[203][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[203][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[203][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[203][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[86][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[86][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[86][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[86][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[202][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[202][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[202][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[202][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[87][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[87][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[87][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[87][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[201][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[201][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[201][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[201][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[88][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[88][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[88][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[88][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[200][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[200][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[200][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[200][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[89][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[89][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[89][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[89][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[199][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[199][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[199][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[199][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[90][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[90][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[90][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[90][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[198][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[198][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[198][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[198][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[91][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[91][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[91][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[91][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[197][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[197][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[197][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[197][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[92][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[92][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[92][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[92][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[196][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[196][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[196][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[196][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[93][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[93][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[93][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[93][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[195][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[195][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[195][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[195][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[94][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[94][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[94][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[94][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[194][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[194][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[194][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[194][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[95][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[95][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[95][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[95][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[193][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[193][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[193][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[193][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[192][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[192][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[192][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[192][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[97][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[97][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[97][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[97][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[191][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[191][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[191][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[191][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[98][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[98][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[98][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[98][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[190][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[190][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[190][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[190][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[99][70]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[99][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[99][71]                                                                                                                                                             ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[99][64]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[189][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[189][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[189][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[189][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[100][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[100][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[100][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[100][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[188][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[188][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[188][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[188][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[101][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[101][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[101][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[101][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[187][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[187][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[187][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[187][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[102][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[102][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[102][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[102][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[186][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[186][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[186][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[186][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[103][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[103][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[103][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[103][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[185][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[185][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[185][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[185][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[104][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[104][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[104][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[104][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[184][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[184][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[184][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[184][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[105][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[105][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[105][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[105][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[183][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[183][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[183][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[183][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[106][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[106][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[106][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[106][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[182][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[182][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[182][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[182][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[107][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[107][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[107][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[107][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[181][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[181][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[181][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[181][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[108][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[108][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[108][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[108][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[180][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[180][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[180][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[180][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[109][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[109][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[109][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[109][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[179][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[179][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[179][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[179][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[110][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[110][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[110][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[110][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[178][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[178][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[178][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[178][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[111][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[111][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[111][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[111][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[177][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[177][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[177][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[177][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[112][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[112][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[112][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[112][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[176][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[176][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[176][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[176][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[113][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[113][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[113][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[113][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[175][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[175][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[175][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[175][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[114][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[114][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[114][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[114][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[174][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[174][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[174][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[174][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[115][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[115][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[115][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[115][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[173][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[173][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[173][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[173][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[116][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[116][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[116][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[116][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[172][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[172][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[172][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[172][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[117][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[117][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[117][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[117][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[171][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[171][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[171][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[171][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[118][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[118][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[118][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[118][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[170][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[170][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[170][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[170][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[119][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[119][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[119][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[119][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[169][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[169][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[169][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[169][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[120][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[120][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[120][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[120][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[168][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[168][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[168][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[168][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[121][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[121][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[121][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[121][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[167][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[167][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[167][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[167][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[122][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[122][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[122][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[122][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[166][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[166][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[166][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[166][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[123][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[123][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[123][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[123][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[165][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[165][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[165][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[165][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[124][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[124][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[124][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[124][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[164][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[164][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[164][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[164][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[125][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[125][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[125][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[125][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[163][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[163][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[163][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[163][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[126][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[126][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[126][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[126][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[162][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[162][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[162][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[162][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[127][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[127][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[127][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[127][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[161][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[161][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[161][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[161][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[128][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[128][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[128][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[128][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[160][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[160][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[160][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[160][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[129][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[129][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[129][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[129][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[159][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[159][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[159][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[159][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[130][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[130][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[130][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[130][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[158][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[158][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[158][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[158][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[131][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[131][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[131][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[131][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[157][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[157][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[157][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[157][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[132][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[132][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[132][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[132][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[156][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[156][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[156][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[156][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[133][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[133][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[133][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[133][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[155][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[155][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[155][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[155][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[134][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[134][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[134][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[134][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[154][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[154][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[154][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[154][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[135][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[135][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[135][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[135][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[153][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[153][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[153][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[153][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[136][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[136][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[136][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[136][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[152][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[152][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[152][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[152][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[137][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[137][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[137][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[137][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[151][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[151][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[151][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[151][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[138][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[138][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[138][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[138][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[150][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[150][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[150][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[150][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[139][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[139][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[139][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[139][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[149][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[149][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[149][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[149][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[140][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[140][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[140][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[140][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[148][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[148][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[148][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[148][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[141][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[141][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[141][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[141][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[147][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[147][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[147][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[147][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[142][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[142][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[142][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[142][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[146][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[146][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[146][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[146][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[143][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[143][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[143][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[143][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[145][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[145][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[145][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[145][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[144][70]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[144][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[144][71]                                                                                                                                                            ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[144][64]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|prev_request[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|prev_request[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[288][71]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_break:the_DE2_115_QSYS_cpu_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[287][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[286][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[285][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[284][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[283][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[282][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[281][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[280][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[279][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[278][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[277][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[276][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[275][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[274][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[273][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[272][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[271][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[270][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[269][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[268][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[267][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[266][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[265][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[264][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[263][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[262][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[261][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[260][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[259][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[258][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[257][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[256][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[255][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[254][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[253][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[252][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[251][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[250][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[249][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[248][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[247][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[246][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[245][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[244][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[243][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[242][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[241][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[240][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[239][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[238][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[237][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[236][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[235][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[234][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[233][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[232][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[231][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[230][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[229][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[228][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[227][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[226][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[225][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[224][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[223][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[222][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[221][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[220][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[219][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[218][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[217][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[216][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[215][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[214][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[213][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[212][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[211][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[210][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[209][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[208][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[207][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[206][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[205][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[204][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[203][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[202][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[201][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[200][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[199][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[198][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[197][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[196][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[195][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[194][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[193][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[192][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[191][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[190][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[189][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[188][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[187][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[186][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[185][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[184][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[183][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[182][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[181][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[180][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[179][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[178][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[177][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[176][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[175][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[174][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[173][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[172][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[171][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[170][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[169][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[168][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[167][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[166][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[165][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[164][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[163][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[162][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[161][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[160][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[159][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[158][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[157][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[156][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[155][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[154][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[153][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[152][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[151][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[150][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[149][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[148][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[147][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[146][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[145][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[144][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[143][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[142][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[141][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[140][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[139][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[138][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[137][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[136][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[135][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[134][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[133][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[132][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[131][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[130][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[129][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[128][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[127][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[126][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[125][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[124][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[123][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[122][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[121][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[120][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[119][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[118][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[117][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[116][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[115][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[114][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[113][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[112][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[111][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[110][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[109][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[108][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[107][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[106][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[105][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[104][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[103][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[102][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[101][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[100][64]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[99][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[98][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[97][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[95][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[94][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[93][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[92][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[91][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[90][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[89][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[88][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[87][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[86][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[85][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[84][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[83][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[82][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[81][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[80][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[79][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[78][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[77][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[76][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[75][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[74][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[73][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[72][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[71][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[70][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[69][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[68][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[67][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[66][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[65][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[64][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[63][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[62][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[61][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[60][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[59][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[58][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[57][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[56][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[55][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[54][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[53][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[52][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[51][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[50][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[49][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[48][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[47][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[46][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[45][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[44][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[43][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[42][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[41][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[40][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[39][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[38][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[37][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[36][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[35][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[34][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[33][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][64]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_dbrk:the_DE2_115_QSYS_cpu_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_break:the_DE2_115_QSYS_cpu_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][101]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[288][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][101]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[287][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][101]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[286][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][101]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[285][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][101]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[284][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][101]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[283][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[282][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[281][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[280][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[279][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[278][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[277][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[276][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[275][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[274][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[273][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[272][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[271][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[270][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[269][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[268][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[267][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[266][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[265][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[264][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[263][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[262][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[261][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[260][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[259][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[258][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[257][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[256][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[255][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[254][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[253][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[252][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[251][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[250][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[249][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[248][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[247][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[246][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[245][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[244][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[243][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[242][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[241][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[240][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[239][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[238][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[237][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[236][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[235][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[234][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[233][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[232][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[231][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[230][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[229][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[228][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[227][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[226][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[225][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[224][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[223][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[222][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[221][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[220][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[219][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[218][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[217][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[216][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[215][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[214][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[213][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[212][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[211][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[210][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[209][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[208][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[207][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[206][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[205][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[204][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[203][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[202][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[201][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[200][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[199][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[198][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[197][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[196][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[195][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[194][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[193][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[192][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[191][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[190][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[189][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[188][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[187][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[186][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[185][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[184][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[183][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[182][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[181][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[180][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[179][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[178][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[177][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[176][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[175][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[174][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[173][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[172][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[171][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[170][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[169][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[168][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[167][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[166][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[165][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[164][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[163][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[162][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[161][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[160][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[159][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[158][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[157][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[156][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[155][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[154][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[153][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[152][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[151][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[150][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[149][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[148][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[147][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[146][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[145][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[144][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[143][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[142][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[141][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[140][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[139][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[138][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[137][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[136][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[135][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[134][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[133][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[132][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[131][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[130][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[129][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[128][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[127][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[126][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[125][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[124][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[123][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[122][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[121][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[120][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[119][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[118][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[117][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[116][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[115][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[114][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[113][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[112][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[111][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[110][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[109][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[108][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[107][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[106][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[105][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[104][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[103][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[102][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[101][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[100][101]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[99][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[98][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[97][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[95][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[94][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[93][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[92][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[91][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[90][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[89][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[88][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[87][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[86][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[85][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[84][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[83][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[82][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[81][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[80][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[79][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[78][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[77][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[76][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[75][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[74][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[73][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[72][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[71][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[70][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[69][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[68][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[67][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[66][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[65][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[64][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[63][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[62][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[61][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[60][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[59][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[58][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[57][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[56][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[55][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[54][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[53][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[52][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[51][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[50][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[49][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[48][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[47][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[46][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[45][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[44][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[43][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[42][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[41][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[40][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[39][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[38][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[37][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[36][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[35][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[34][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[33][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][101]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][101]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][101]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][101]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][101]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][101]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][101]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][101]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_next~9                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_next~10                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_next~13                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_next~14                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_next~16                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_next~4                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_next~5                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_next~6                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_state~14                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_state~15                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_state~16                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|DRsize.001 ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 2590                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[288][71]                                                                                                                                                          ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[287][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[286][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[285][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[284][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[283][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[282][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[281][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[280][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[279][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[278][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[277][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[276][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[275][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[274][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[273][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[272][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[271][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[270][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[269][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[268][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[267][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[266][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[265][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[264][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[263][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[262][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[261][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[260][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[259][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[258][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[257][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[256][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[255][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[254][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[253][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[252][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[251][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[250][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[249][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[248][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[247][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[246][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[245][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[244][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[243][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[242][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[241][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[240][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[239][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[238][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[237][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[236][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[235][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[234][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[233][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[232][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[231][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[230][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[229][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[228][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[227][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[226][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[225][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[224][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[223][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[222][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[221][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[220][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[219][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[218][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[217][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[216][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[215][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[214][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[213][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[212][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[211][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[210][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[209][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[208][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[207][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[206][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[205][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[204][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[203][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[202][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[201][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[200][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[199][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[198][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[197][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[196][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[195][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[194][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[193][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[192][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[191][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[190][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[189][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[188][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[187][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[186][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[185][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[184][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[183][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[182][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[181][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[180][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[179][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[178][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[177][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[176][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[175][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[174][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[173][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[172][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[171][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[170][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[169][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[168][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[167][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[166][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[165][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[164][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[163][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[162][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[161][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[160][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[159][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[158][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[157][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[156][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[155][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[154][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[153][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[152][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[151][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[150][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[149][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[148][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[147][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[146][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[145][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[144][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[143][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[142][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[141][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[140][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[139][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[138][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[137][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[136][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[135][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[134][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[133][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[132][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[131][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[130][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[129][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[128][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[127][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[126][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[125][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[124][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[123][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[122][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[121][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[120][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[119][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[118][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[117][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[116][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[115][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[114][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[113][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[112][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[111][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[110][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[109][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[108][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[107][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[106][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[105][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[104][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[103][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[102][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[101][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[100][64],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[99][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[98][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[97][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[95][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[94][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[93][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[92][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[91][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[90][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[89][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[88][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[87][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[86][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[85][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[84][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[83][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[82][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[81][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[80][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[79][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[78][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[77][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[76][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[75][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[74][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[73][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[72][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[71][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[70][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[69][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[68][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[67][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[66][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[65][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[64][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[63][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[62][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[61][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[60][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[59][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[58][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[57][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[56][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[55][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[54][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[53][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[52][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[51][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[50][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[49][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[48][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[47][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[46][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[45][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[44][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[43][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[42][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[41][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[40][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[39][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[38][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[37][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[36][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[35][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[34][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[33][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][64],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][64],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[288][101]                                                                                                                                                         ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[287][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[286][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[285][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[284][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[283][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[282][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[281][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[280][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[279][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[278][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[277][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[276][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[275][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[274][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[273][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[272][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[271][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[270][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[269][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[268][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[267][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[266][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[265][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[264][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[263][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[262][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[261][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[260][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[259][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[258][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[257][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[256][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[255][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[254][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[253][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[252][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[251][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[250][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[249][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[248][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[247][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[246][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[245][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[244][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[243][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[242][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[241][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[240][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[239][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[238][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[237][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[236][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[235][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[234][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[233][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[232][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[231][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[230][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[229][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[228][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[227][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[226][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[225][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[224][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[223][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[222][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[221][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[220][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[219][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[218][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[217][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[216][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[215][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[214][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[213][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[212][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[211][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[210][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[209][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[208][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[207][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[206][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[205][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[204][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[203][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[202][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[201][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[200][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[199][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[198][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[197][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[196][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[195][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[194][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[193][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[192][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[191][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[190][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[189][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[188][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[187][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[186][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[185][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[184][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[183][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[182][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[181][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[180][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[179][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[178][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[177][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[176][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[175][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[174][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[173][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[172][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[171][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[170][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[169][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[168][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[167][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[166][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[165][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[164][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[163][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[162][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[161][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[160][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[159][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[158][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[157][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[156][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[155][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[154][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[153][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[152][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[151][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[150][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[149][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[148][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[147][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[146][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[145][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[144][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[143][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[142][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[141][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[140][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[139][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[138][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[137][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[136][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[135][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[134][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[133][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[132][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[131][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[130][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[129][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[128][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[127][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[126][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[125][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[124][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[123][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[122][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[121][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[120][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[119][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[118][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[117][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[116][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[115][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[114][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[113][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[112][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[111][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[110][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[109][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[108][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[107][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[106][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[105][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[104][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[103][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[102][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[101][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[100][101],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[99][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[98][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[97][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[96][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[95][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[94][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[93][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[92][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[91][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[90][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[89][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[88][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[87][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[86][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[85][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[84][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[83][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[82][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[81][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[80][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[79][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[78][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[77][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[76][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[75][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[74][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[73][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[72][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[71][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[70][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[69][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[68][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[67][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[66][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[65][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[64][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[63][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[62][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[61][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[60][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[59][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[58][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[57][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[56][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[55][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[54][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[53][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[52][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[51][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[50][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[49][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[48][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[47][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[46][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[45][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[44][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[43][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[42][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[41][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[40][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[39][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[38][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[37][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[36][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[35][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[34][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[33][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][101],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][101],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][101],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][101],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][101],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][101],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][101],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][101],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                             ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|locked[1]                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|prev_request[1],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][101],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][101],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][101],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][101],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][101],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][101],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                                         ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                                                                                                        ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|locked[1]                                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|prev_request[1],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                            ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|locked[1]                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[1],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                                    ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                        ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ;                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                       ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_dbrk:the_DE2_115_QSYS_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_dbrk:the_DE2_115_QSYS_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_break:the_DE2_115_QSYS_cpu_nios2_oci_break|trigbrktype                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                   ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                             ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                        ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                     ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                        ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                        ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                  ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                           ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                              ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                      ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[21]                                                                                                                                                    ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[22]                                                                                                                                                    ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[23]                                                                                                                                                    ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[25]                                                                                                                                                    ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_dbrk:the_DE2_115_QSYS_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_break:the_DE2_115_QSYS_cpu_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[29]                                                                                                                                                    ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[31]                                                                                                                                                    ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[31]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                        ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|locked[0]                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|prev_request[0]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                        ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|locked[0]                                                                                                                                                                                                                ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[0]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                        ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[26]                                                                                                                                                    ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[26]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                                                                                                                                                                                    ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|prev_request[0]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                        ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                            ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                        ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                             ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                    ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[20]                                                                                                                                                    ; Stuck at GND              ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2535  ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 320   ;
; Number of registers using Asynchronous Clear ; 2109  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1575  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                    ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[8]                                                             ; 1       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|internal_counter[0]                                                                                                                          ; 3       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|internal_counter[1]                                                                                                                          ; 3       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|internal_counter[2]                                                                                                                          ; 3       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|internal_counter[3]                                                                                                                          ; 3       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|internal_counter[8]                                                                                                                          ; 3       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|internal_counter[9]                                                                                                                          ; 3       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|internal_counter[10]                                                                                                                         ; 3       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|internal_counter[13]                                                                                                                         ; 3       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                     ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_cmd[3]                                                                                                                                     ; 1       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                     ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                     ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_addr[12]                                                                                                                                   ; 11      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                         ; 1713    ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_cmd[1]                                                                                                                                     ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_cmd[3]                                                                                                                                     ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_cmd[2]                                                                                                                                     ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_cmd[0]                                                                                                                                     ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                         ; 35      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; 6       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                          ; 1       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|refresh_counter[13]                                                                                                                          ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|refresh_counter[10]                                                                                                                          ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|refresh_counter[9]                                                                                                                           ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|refresh_counter[8]                                                                                                                           ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|refresh_counter[4]                                                                                                                           ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                  ; 11      ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                 ; 4       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                          ; 1       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|clr_break_line                                                                                                                                   ; 15      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; 6       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                               ; 7       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|M_pipe_flush                                                                                                                                     ; 11      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|hbreak_enabled                                                                                                                                   ; 10      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                       ; 8       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                          ; 1       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                ; 3       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                          ; 1       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|empty                                                                         ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|M_wr_dst_reg                                                                                                                                     ; 67      ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                      ; 3       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                            ; 1       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|M_pipe_flush_waddr[19]                                                                                                                           ; 1       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|M_pipe_flush_waddr[25]                                                                                                                           ; 1       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[4] ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; 276     ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                              ; 3       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|pfdena_reg                                                                                                                                 ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                         ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; 1       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|period_l_register[13]                                                                                                                        ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|period_l_register[10]                                                                                                                        ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|period_l_register[9]                                                                                                                         ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|period_l_register[8]                                                                                                                         ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|period_l_register[3]                                                                                                                         ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|period_l_register[2]                                                                                                                         ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|period_l_register[1]                                                                                                                         ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer|period_l_register[0]                                                                                                                         ; 2       ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                         ; 3       ;
; Total number of inverted registers = 64                                                                                                                                                              ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                   ; Megafunction                                                                                                                     ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------+
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[0..19,24,27,28,30]  ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0 ; RAM  ;
; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[5..20,37,38,42..45] ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                                           ;
; 3:1                ; 287 bits  ; 574 LEs       ; 287 LEs              ; 287 LEs                ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[194]                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|E_src1_prelim[29]                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|E_src2_prelim[29]                                                                                                                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|E_src2_imm[30]                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|av_ld_data_aligned_or_div[1]                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                           ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|MonDReg[30]                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|MonDReg[4]                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|sr[25] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|MonAReg[3]                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_dqm[3]                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_break:the_DE2_115_QSYS_cpu_nios2_oci_break|break_readreg[11]                                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_addr[10]                                                                                                                                                                                                                               ;
; 7:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                           ;
; 12:1               ; 62 bits   ; 496 LEs       ; 0 LEs                ; 496 LEs                ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|active_data[29]                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|m_data[11]                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|M_pipe_flush_waddr[25]                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|E_logic_result[30]                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|M_wr_data_unfiltered[6]                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|F_ic_tag_rd_addr_nxt[5]                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router_001:addr_router_001|src_channel[2]                                                                                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|Selector34                                                                                                                                                                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |de2_115_golden_sopc|DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|Selector27                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                               ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                        ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                 ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |de2_115_golden_sopc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io ;
+------------------------------------+-------+------+------------------------------------------------------------+
; Assignment                         ; Value ; From ; To                                                         ;
+------------------------------------+-------+------+------------------------------------------------------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:cmd_fifo                             ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:rsp_fifo                             ;
+------------------------------------+-------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll ;
+----------------+-------+------+--------------------------------------------------+
; Assignment     ; Value ; From ; To                                               ;
+----------------+-------+------+--------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                       ;
+----------------+-------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_stdsync_sv6:stdsync2|DE2_115_QSYS_altpll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_evc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram ;
+-----------------------------+-------+------+-----------------------------------+
; Assignment                  ; Value ; From ; To                                ;
+-----------------------------+-------+------+-----------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                   ;
+-----------------------------+-------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_003:rsp_xbar_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_003:rsp_xbar_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_006:rsp_xbar_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_006:rsp_xbar_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_c3d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_ivc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                         ;
; SYMBOL_WIDTH        ; 8     ; Signed Integer                                                                                         ;
; ADDRESS_WIDTH       ; 9     ; Signed Integer                                                                                         ;
; BURSTCOUNT_WIDTH    ; 1     ; Signed Integer                                                                                         ;
; COMMAND_FIFO_DEPTH  ; 32    ; Signed Integer                                                                                         ;
; RESPONSE_FIFO_DEPTH ; 256   ; Signed Integer                                                                                         ;
; MASTER_SYNC_DEPTH   ; 3     ; Signed Integer                                                                                         ;
; SLAVE_SYNC_DEPTH    ; 3     ; Signed Integer                                                                                         ;
; BYTEEN_WIDTH        ; 4     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 49    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 32    ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                        ;
; USE_IN_FILL_LEVEL   ; 0     ; Signed Integer                                                                                                                        ;
; USE_OUT_FILL_LEVEL  ; 0     ; Signed Integer                                                                                                                        ;
; WR_SYNC_DEPTH       ; 3     ; Signed Integer                                                                                                                        ;
; RD_SYNC_DEPTH       ; 3     ; Signed Integer                                                                                                                        ;
; STREAM_ALMOST_FULL  ; 0     ; Signed Integer                                                                                                                        ;
; STREAM_ALMOST_EMPTY ; 0     ; Signed Integer                                                                                                                        ;
; USE_SPACE_AVAIL_IF  ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                             ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                            ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 256   ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                        ;
; USE_IN_FILL_LEVEL   ; 0     ; Signed Integer                                                                                                                        ;
; USE_OUT_FILL_LEVEL  ; 0     ; Signed Integer                                                                                                                        ;
; WR_SYNC_DEPTH       ; 3     ; Signed Integer                                                                                                                        ;
; RD_SYNC_DEPTH       ; 3     ; Signed Integer                                                                                                                        ;
; STREAM_ALMOST_FULL  ; 0     ; Signed Integer                                                                                                                        ;
; STREAM_ALMOST_EMPTY ; 0     ; Signed Integer                                                                                                                        ;
; USE_SPACE_AVAIL_IF  ; 1     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                             ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                            ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem ;
+----------------+--------------------------------+--------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                         ;
+----------------+--------------------------------+--------------------------------------------------------------+
; INIT_FILE      ; ../DE2_115_QSYS_onchip_mem.hex ; String                                                       ;
+----------------+--------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                  ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                               ;
; WIDTH_A                            ; 32                          ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 98304                       ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                               ;
; WIDTH_B                            ; 1                           ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                               ;
; INIT_FILE                          ; DE2_115_QSYS_onchip_mem.hex ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 98304                       ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_evc1             ; Untyped                                                               ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 17    ; Signed Integer                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:clock_crossing_io_s0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:clock_crossing_io_m0_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 9     ; Signed Integer                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                        ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W               ; 9     ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                        ;
; UAV_ADDRESS_W                  ; 9     ; Signed Integer                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 9     ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 289   ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 65    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 65    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 63    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 62    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 62    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 75    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 72    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 68    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 68    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 78    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 9     ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 78    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 9     ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 79    ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 9     ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 79    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 79    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 78    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 9     ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 79    ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 9     ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 79    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 79    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router:addr_router|DE2_115_QSYS_addr_router_default_decode:the_default_decode ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 2     ; Signed Integer                                                                                                                                    ;
; DEFAULT_DESTID  ; 2     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router_001:addr_router_001|DE2_115_QSYS_addr_router_001_default_decode:the_default_decode ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 2     ; Signed Integer                                                                                                                                                ;
; DEFAULT_DESTID  ; 2     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router:id_router|DE2_115_QSYS_id_router_default_decode:the_default_decode ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                              ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router:id_router_001|DE2_115_QSYS_id_router_default_decode:the_default_decode ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                                  ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router:id_router_002|DE2_115_QSYS_id_router_default_decode:the_default_decode ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                                  ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_003:id_router_003|DE2_115_QSYS_id_router_003_default_decode:the_default_decode ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                                          ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_003:id_router_004|DE2_115_QSYS_id_router_003_default_decode:the_default_decode ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                                          ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_003:id_router_005|DE2_115_QSYS_id_router_003_default_decode:the_default_decode ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                                          ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router_002:addr_router_002|DE2_115_QSYS_addr_router_002_default_decode:the_default_decode ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                                                ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_006:id_router_006|DE2_115_QSYS_id_router_006_default_decode:the_default_decode ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                                          ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_006:id_router_007|DE2_115_QSYS_id_router_006_default_decode:the_default_decode ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                                          ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                    ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                    ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                    ;
; ST_DATA_W                 ; 78    ; Signed Integer                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                    ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                    ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                    ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                    ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller ;
+-------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                          ;
+-------------------------+----------+-------------------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                                ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                        ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                                ;
+-------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                              ;
+-------------------------+----------+-----------------------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                                    ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                            ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                                    ;
+-------------------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002 ;
+-------------------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                              ;
+-------------------------+----------+-----------------------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                                    ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                            ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                                    ;
+-------------------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                           ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                               ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                               ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                 ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                 ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                           ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_c3d1      ; Untyped                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 22                   ; Untyped                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 22                   ; Untyped                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ivc1      ; Untyped                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                ;
; Entity Instance            ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                               ;
; Entity Instance            ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                           ;
; Entity Instance                           ; DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 98304                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                   ;
; Entity Instance                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                ;
;     -- WIDTH_B                            ; 24                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                   ;
; Entity Instance                           ; DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                   ;
;     -- WIDTH_A                            ; 22                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                ;
;     -- WIDTH_B                            ; 22                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_002" ;
+------------+-------+----------+-----------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                               ;
+------------+-------+----------+-----------------------------------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                                          ;
+------------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001" ;
+------------+-------+----------+-----------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                               ;
+------------+-------+----------+-----------------------------------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                                          ;
+------------+-------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller" ;
+------------+-------+----------+-------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                           ;
+------------+-------+----------+-------------------------------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                                      ;
+------------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_006:id_router_006|DE2_115_QSYS_id_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_003:id_router_003|DE2_115_QSYS_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router:id_router|DE2_115_QSYS_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                      ;
+-----------------------+--------+----------+------------------------------------------------------------------------------+
; av_write              ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_read               ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_writedata          ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                                       ;
+-----------------------+--------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:timer_s1_translator" ;
+-----------------------+--------+----------+-------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                            ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                            ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                            ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                            ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                            ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                      ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                      ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                            ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                            ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                            ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                      ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                            ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:clock_crossing_io_m0_translator" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                        ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------+
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                                   ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                   ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                              ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                              ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:clock_crossing_io_s0_translator" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                       ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sdram_s1_translator" ;
+-----------------------+--------+----------+-------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                            ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                            ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                            ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                            ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                            ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                            ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                      ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                            ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+-----------------------+--------+----------+------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                ;
+-----------------------+--------+----------+------------------------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                           ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                           ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                                 ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                           ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                                 ;
+-----------------------+--------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                        ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:cpu_data_master_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                   ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                                              ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                              ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                              ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                              ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                                                     ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                                                     ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_write              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                                     ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|DE2_115_QSYS_sdram_input_efifo_module:the_DE2_115_QSYS_sdram_input_efifo_module" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_altpll_ktn2:sd1" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------+
; clk[4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; inclk[1] ; Input  ; Info     ; Stuck at GND                                                                               ;
+----------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic"                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart"                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu" ;
+--------------+--------+----------+----------------------------------------------+
; Port         ; Type   ; Severity ; Details                                      ;
+--------------+--------+----------+----------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                       ;
+--------------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo"                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; out_ready          ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; in_startofpacket   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_endofpacket     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_empty           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_error           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_channel         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; in_csr_address     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_csr_write       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_csr_read        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; in_csr_writedata   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_csr_address    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_csr_write      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_csr_read       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; out_csr_writedata  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo"                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_startofpacket   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_endofpacket     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_empty           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_error           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_channel         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; in_csr_address     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_csr_write       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_csr_read        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; in_csr_writedata   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_csr_address    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_csr_write      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_csr_read       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; out_csr_writedata  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; space_avail_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_QSYS:DE2_115_qsys_inst"                                                                                                                                         ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; altpll_locked_conduit_export    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; altpll_areset_conduit_export    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; altpll_phasedone_conduit_export ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:27     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sun May 07 18:52:37 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FYP -c de2_115_golden_sopc
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12248): Elaborating Qsys system entity "DE2_115_QSYS.qsys"
Info (12250): 2017.05.07.18:52:42 Progress: Loading FYP/DE2_115_QSYS.qsys
Info (12250): 2017.05.07.18:52:43 Progress: Reading input file
Info (12250): 2017.05.07.18:52:43 Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 12.1]
Info (12250): 2017.05.07.18:52:43 Progress: Parameterizing module clock_crossing_io
Info (12250): 2017.05.07.18:52:43 Progress: Adding cpu [altera_nios2_qsys 12.1]
Info (12250): 2017.05.07.18:52:44 Progress: Parameterizing module cpu
Info (12250): 2017.05.07.18:52:44 Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 12.1]
Info (12250): 2017.05.07.18:52:44 Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Info (12250): 2017.05.07.18:52:44 Progress: Adding tri_state_flash_bridge_pinSharer_0 [altera_tristate_conduit_pin_sharer 12.1]
Info (12250): 2017.05.07.18:52:44 Progress: Parameterizing module tri_state_flash_bridge_pinSharer_0
Info (12250): 2017.05.07.18:52:44 Progress: Adding cfi_flash [altera_generic_tristate_controller 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module cfi_flash
Info (12250): 2017.05.07.18:52:45 Progress: Adding c0 [altera_clock_bridge 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module c0
Info (12250): 2017.05.07.18:52:45 Progress: Adding c2 [altera_clock_bridge 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module c2
Info (12250): 2017.05.07.18:52:45 Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module jtag_uart
Info (12250): 2017.05.07.18:52:45 Progress: Adding key [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module key
Info (12250): 2017.05.07.18:52:45 Progress: Adding lcd [altera_avalon_lcd_16207 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module lcd
Info (12250): 2017.05.07.18:52:45 Progress: Adding sd_clk [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module sd_clk
Info (12250): 2017.05.07.18:52:45 Progress: Adding sd_cmd [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module sd_cmd
Info (12250): 2017.05.07.18:52:45 Progress: Adding sd_dat [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module sd_dat
Info (12250): 2017.05.07.18:52:45 Progress: Adding sd_wp_n [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module sd_wp_n
Info (12250): 2017.05.07.18:52:45 Progress: Adding epp_i2c_scl [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module epp_i2c_scl
Info (12250): 2017.05.07.18:52:45 Progress: Adding epp_i2c_sda [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:45 Progress: Parameterizing module epp_i2c_sda
Info (12250): 2017.05.07.18:52:45 Progress: Adding seg7 [SEG7_IF 1.0]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module seg7
Info (12250): 2017.05.07.18:52:49 Progress: Adding sw [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module sw
Info (12250): 2017.05.07.18:52:49 Progress: Adding i2c_scl [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module i2c_scl
Info (12250): 2017.05.07.18:52:49 Progress: Adding i2c_sda [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module i2c_sda
Info (12250): 2017.05.07.18:52:49 Progress: Adding altpll [altpll 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module altpll
Info (12250): 2017.05.07.18:52:49 Progress: Adding clk_50 [clock_source 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module clk_50
Info (12250): 2017.05.07.18:52:49 Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module onchip_mem
Info (12250): 2017.05.07.18:52:49 Progress: Adding sma_in [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module sma_in
Info (12250): 2017.05.07.18:52:49 Progress: Adding sma_out [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module sma_out
Info (12250): 2017.05.07.18:52:49 Progress: Adding timer [altera_avalon_timer 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module timer
Info (12250): 2017.05.07.18:52:49 Progress: Adding ledg [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module ledg
Info (12250): 2017.05.07.18:52:49 Progress: Adding ledr [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module ledr
Info (12250): 2017.05.07.18:52:49 Progress: Adding rs232 [altera_avalon_uart 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module rs232
Info (12250): 2017.05.07.18:52:49 Progress: Adding ir [altera_avalon_pio 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module ir
Info (12250): 2017.05.07.18:52:49 Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Info (12250): 2017.05.07.18:52:49 Progress: Parameterizing module sdram
Info (12250): 2017.05.07.18:52:49 Progress: Adding sram [TERASIC_SRAM 1.0]
Info (12250): 2017.05.07.18:52:52 Progress: Parameterizing module sram
Info (12250): 2017.05.07.18:52:52 Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Info (12250): 2017.05.07.18:52:52 Progress: Parameterizing module sysid
Info (12250): 2017.05.07.18:52:52 Progress: Adding audio [AUDIO_IF 1.0]
Info (12250): 2017.05.07.18:52:53 Progress: Parameterizing module audio
Info (12250): 2017.05.07.18:52:53 Progress: Adding vpg [TERASIC_VPG 1.0]
Info (12250): 2017.05.07.18:52:53 Progress: Parameterizing module vpg
Info (12250): 2017.05.07.18:52:53 Progress: Building connections
Info (12250): 2017.05.07.18:52:53 Progress: Parameterizing connections
Info (12250): 2017.05.07.18:52:53 Progress: Validating
Info (12250): 2017.05.07.18:52:53 Progress: Done reading input file
Info (12250): DE2_115_QSYS.onchip_mem: Memory will be initialized from onchip_mem.hex
Info (12250): DE2_115_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): DE2_115_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): DE2_115_QSYS: Generating DE2_115_QSYS "DE2_115_QSYS" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 9 modules, 40 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 20 modules, 84 connections
Info (12250): Merlin_domain_transform: After transform: 42 modules, 224 connections
Info (12250): Merlin_router_transform: After transform: 53 modules, 268 connections
Info (12250): Merlin_traffic_limiter_transform: After transform: 55 modules, 278 connections
Info (12250): Reset_adaptation_transform: After transform: 58 modules, 223 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 78 modules, 267 connections
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info (12250): Com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 80 modules, 277 connections
Info (12250): Limiter_update_transform: After transform: 80 modules, 279 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 81 modules, 282 connections
Info (12250): Merlin_interrupt_sync_transform: After transform: 82 modules, 287 connections
Info (12250): Clock_crossing_io: "DE2_115_QSYS" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info (12250): Cpu: Starting RTL generation for module 'DE2_115_QSYS_cpu'
Info (12250): Cpu:   Generation command is [exec {G:/new folder/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe} -I {G:/new folder/quartus/common/ip/altera/common/perl/5.8.3} -I {G:/new folder/quartus/sopc_builder/bin/europa} -I {G:/new folder/quartus/sopc_builder/bin/perl_lib} -I {G:/new folder/quartus/sopc_builder/bin} -I {G:/new folder/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib} -I {G:/new folder/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib} -I {G:/new folder/quartus/../ip/altera/nios2_ip/altera_nios2} -I {G:/new folder/quartus/../ip/altera/nios2_ip/altera_nios2} -- {G:/new folder/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl} --name=DE2_115_QSYS_cpu --dir=C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0003_cpu_gen/ {--quartus_dir=G:/new folder/quartus} --verilog --config=C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0003_cpu_gen//DE2_115_QSYS_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info (12250): Cpu: # 2017.05.07 18:52:59 (*) Starting Nios II generation
Info (12250): Cpu: # 2017.05.07 18:52:59 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2017.05.07 18:53:02 (*)   Plaintext license not found.
Info (12250): Cpu: # 2017.05.07 18:53:02 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2017.05.07 18:53:05 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2017.05.07 18:53:05 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2017.05.07 18:53:05 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2017.05.07 18:53:06 (*)     Pipeline frontend
Info (12250): Cpu: # 2017.05.07 18:53:08 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2017.05.07 18:53:11 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2017.05.07 18:53:12 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'DE2_115_QSYS_cpu'
Info (12250): Cpu: "DE2_115_QSYS" instantiated altera_nios2_qsys "cpu"
Info (12250): Starting classic module elaboration.
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2017.05.07.18:53:13 the public mailing list cygwin@cygwin.com
Info (12250): 2017.05.07.18:53:13 cygwin warning:
Info (12250): 2017.05.07.18:53:13   MS-DOS style path detected: G:/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:13   Preferred POSIX equivalent is: /cygdrive/g/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:13   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2017.05.07.18:53:13   Consult the user's guide for more details about POSIX paths:
Info (12250): 2017.05.07.18:53:13     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2017.05.07.18:53:14 "g:/new folder/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "g:/new folder/quartus/sopc_builder/bin/sopc_builder.jar;g:/new folder/quartus/sopc_builder/bin/PinAssigner.jar;g:/new folder/quartus/sopc_builder/bin/sopc_wizard.jar;g:/new folder/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"g:/new folder/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0004_sopclgen  --no_splash --refresh C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0004_sopclgen/yysystem.v --quartus_dir="g:/new folder/quartus" --sopc_perl="g:/new folder/quartus/bin/perl" --sopc_lib_path="++g:/new folder/quartus/../ip/altera/sopc_builder_ip+g:/new folder/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2017.05.07.18:53:16 Executing: G:/new folder/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0004_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2017.05.07.18:53:16 the public mailing list cygwin@cygwin.com
Info (12250): 2017.05.07.18:53:16 cygwin warning:
Info (12250): 2017.05.07.18:53:16   MS-DOS style path detected: G:/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:16   Preferred POSIX equivalent is: /cygdrive/g/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:16   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2017.05.07.18:53:16   Consult the user's guide for more details about POSIX paths:
Info (12250): 2017.05.07.18:53:16     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2017.05.07.18:53:18 "g:/new folder/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "g:/new folder/quartus/sopc_builder/bin/sopc_builder.jar;g:/new folder/quartus/sopc_builder/bin/PinAssigner.jar;g:/new folder/quartus/sopc_builder/bin/sopc_wizard.jar;g:/new folder/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"g:/new folder/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0004_sopclgen  --generate C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0004_sopclgen/yysystem.v --quartus_dir="g:/new folder/quartus" --sopc_perl="g:/new folder/quartus/bin/perl" --sopc_lib_path="++g:/new folder/quartus/../ip/altera/sopc_builder_ip+g:/new folder/quartus/../ip/altera/nios2_ip"
Info (12250): 2017.05.07.18:53:19 No .sopc_builder configuration file(!)
Info (12250): 2017.05.07.18:53:19 .
Info (12250): 2017.05.07.18:53:21 # 2017.05.07 18:53:21 (*) Success: sopc_builder finished.
Info (12250): Jtag_uart: "DE2_115_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Altpll: "DE2_115_QSYS" instantiated altpll "altpll"
Info (12250): Starting classic module elaboration.
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2017.05.07.18:53:25 the public mailing list cygwin@cygwin.com
Info (12250): 2017.05.07.18:53:25 cygwin warning:
Info (12250): 2017.05.07.18:53:25   MS-DOS style path detected: G:/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:25   Preferred POSIX equivalent is: /cygdrive/g/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:25   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2017.05.07.18:53:25   Consult the user's guide for more details about POSIX paths:
Info (12250): 2017.05.07.18:53:25     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2017.05.07.18:53:26 "g:/new folder/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "g:/new folder/quartus/sopc_builder/bin/sopc_builder.jar;g:/new folder/quartus/sopc_builder/bin/PinAssigner.jar;g:/new folder/quartus/sopc_builder/bin/sopc_wizard.jar;g:/new folder/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"g:/new folder/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0007_sopclgen  --no_splash --refresh C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0007_sopclgen/yysystem.v --quartus_dir="g:/new folder/quartus" --sopc_perl="g:/new folder/quartus/bin/perl" --sopc_lib_path="++g:/new folder/quartus/../ip/altera/sopc_builder_ip+g:/new folder/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2017.05.07.18:53:28 Executing: G:/new folder/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0007_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2017.05.07.18:53:28 the public mailing list cygwin@cygwin.com
Info (12250): 2017.05.07.18:53:28 cygwin warning:
Info (12250): 2017.05.07.18:53:28   MS-DOS style path detected: G:/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:28   Preferred POSIX equivalent is: /cygdrive/g/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:28   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2017.05.07.18:53:28   Consult the user's guide for more details about POSIX paths:
Info (12250): 2017.05.07.18:53:28     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2017.05.07.18:53:29 "g:/new folder/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "g:/new folder/quartus/sopc_builder/bin/sopc_builder.jar;g:/new folder/quartus/sopc_builder/bin/PinAssigner.jar;g:/new folder/quartus/sopc_builder/bin/sopc_wizard.jar;g:/new folder/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"g:/new folder/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0007_sopclgen  --generate C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0007_sopclgen/yysystem.v --quartus_dir="g:/new folder/quartus" --sopc_perl="g:/new folder/quartus/bin/perl" --sopc_lib_path="++g:/new folder/quartus/../ip/altera/sopc_builder_ip+g:/new folder/quartus/../ip/altera/nios2_ip"
Info (12250): 2017.05.07.18:53:31 No .sopc_builder configuration file(!)
Info (12250): 2017.05.07.18:53:31 .
Info (12250): 2017.05.07.18:53:35 # 2017.05.07 18:53:35 (*) Success: sopc_builder finished.
Info (12250): Onchip_mem: "DE2_115_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info (12250): Starting classic module elaboration.
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2017.05.07.18:53:35 the public mailing list cygwin@cygwin.com
Info (12250): 2017.05.07.18:53:35 cygwin warning:
Info (12250): 2017.05.07.18:53:35   MS-DOS style path detected: G:/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:35   Preferred POSIX equivalent is: /cygdrive/g/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:35   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2017.05.07.18:53:35   Consult the user's guide for more details about POSIX paths:
Info (12250): 2017.05.07.18:53:35     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2017.05.07.18:53:36 "g:/new folder/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "g:/new folder/quartus/sopc_builder/bin/sopc_builder.jar;g:/new folder/quartus/sopc_builder/bin/PinAssigner.jar;g:/new folder/quartus/sopc_builder/bin/sopc_wizard.jar;g:/new folder/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"g:/new folder/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0008_sopclgen  --no_splash --refresh C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0008_sopclgen/yysystem.v --quartus_dir="g:/new folder/quartus" --sopc_perl="g:/new folder/quartus/bin/perl" --sopc_lib_path="++g:/new folder/quartus/../ip/altera/sopc_builder_ip+g:/new folder/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2017.05.07.18:53:38 Executing: G:/new folder/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0008_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2017.05.07.18:53:38 the public mailing list cygwin@cygwin.com
Info (12250): 2017.05.07.18:53:38 cygwin warning:
Info (12250): 2017.05.07.18:53:38   MS-DOS style path detected: G:/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:38   Preferred POSIX equivalent is: /cygdrive/g/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:38   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2017.05.07.18:53:38   Consult the user's guide for more details about POSIX paths:
Info (12250): 2017.05.07.18:53:38     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2017.05.07.18:53:40 "g:/new folder/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "g:/new folder/quartus/sopc_builder/bin/sopc_builder.jar;g:/new folder/quartus/sopc_builder/bin/PinAssigner.jar;g:/new folder/quartus/sopc_builder/bin/sopc_wizard.jar;g:/new folder/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"g:/new folder/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0008_sopclgen  --generate C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0008_sopclgen/yysystem.v --quartus_dir="g:/new folder/quartus" --sopc_perl="g:/new folder/quartus/bin/perl" --sopc_lib_path="++g:/new folder/quartus/../ip/altera/sopc_builder_ip+g:/new folder/quartus/../ip/altera/nios2_ip"
Info (12250): 2017.05.07.18:53:41 No .sopc_builder configuration file(!)
Info (12250): 2017.05.07.18:53:41 .
Info (12250): 2017.05.07.18:53:43 # 2017.05.07 18:53:42 (*) Success: sopc_builder finished.
Info (12250): Timer: "DE2_115_QSYS" instantiated altera_avalon_timer "timer"
Info (12250): Starting classic module elaboration.
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2017.05.07.18:53:43 the public mailing list cygwin@cygwin.com
Info (12250): 2017.05.07.18:53:43 cygwin warning:
Info (12250): 2017.05.07.18:53:43   MS-DOS style path detected: G:/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:43   Preferred POSIX equivalent is: /cygdrive/g/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:43   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2017.05.07.18:53:43   Consult the user's guide for more details about POSIX paths:
Info (12250): 2017.05.07.18:53:43     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2017.05.07.18:53:45 "g:/new folder/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "g:/new folder/quartus/sopc_builder/bin/sopc_builder.jar;g:/new folder/quartus/sopc_builder/bin/PinAssigner.jar;g:/new folder/quartus/sopc_builder/bin/sopc_wizard.jar;g:/new folder/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"g:/new folder/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0009_sopclgen  --no_splash --refresh C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0009_sopclgen/yysystem.v --quartus_dir="g:/new folder/quartus" --sopc_perl="g:/new folder/quartus/bin/perl" --sopc_lib_path="++g:/new folder/quartus/../ip/altera/sopc_builder_ip+g:/new folder/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2017.05.07.18:53:46 Executing: G:/new folder/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0009_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Warning (12251): Couldn't compute FAST_CWD pointer.  Please report this problem to
Info (12250): 2017.05.07.18:53:47 the public mailing list cygwin@cygwin.com
Info (12250): 2017.05.07.18:53:47 cygwin warning:
Info (12250): 2017.05.07.18:53:47   MS-DOS style path detected: G:/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:47   Preferred POSIX equivalent is: /cygdrive/g/new folder/quartus/sopc_builder/bin/nios_sh
Info (12250): 2017.05.07.18:53:47   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2017.05.07.18:53:47   Consult the user's guide for more details about POSIX paths:
Info (12250): 2017.05.07.18:53:47     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2017.05.07.18:53:48 "g:/new folder/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "g:/new folder/quartus/sopc_builder/bin/sopc_builder.jar;g:/new folder/quartus/sopc_builder/bin/PinAssigner.jar;g:/new folder/quartus/sopc_builder/bin/sopc_wizard.jar;g:/new folder/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"g:/new folder/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0009_sopclgen  --generate C:/Users/Udeni/AppData/Local/Temp/alt7293_4580795468881955492.dir/0009_sopclgen/yysystem.v --quartus_dir="g:/new folder/quartus" --sopc_perl="g:/new folder/quartus/bin/perl" --sopc_lib_path="++g:/new folder/quartus/../ip/altera/sopc_builder_ip+g:/new folder/quartus/../ip/altera/nios2_ip"
Info (12250): 2017.05.07.18:53:49 No .sopc_builder configuration file(!)
Info (12250): 2017.05.07.18:53:50 .
Info (12250): 2017.05.07.18:53:50 .
Info (12250): 2017.05.07.18:53:50 # 2017.05.07 18:53:50 (*) Running Test Generator Program for DE2_115_QSYS_sdram
Info (12250): 2017.05.07.18:53:52 # 2017.05.07 18:53:52 (*) Success: sopc_builder finished.
Info (12250): Sdram: "DE2_115_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sysid: "DE2_115_QSYS" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Cpu_instruction_master_translator: "DE2_115_QSYS" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info (12250): Cpu_jtag_debug_module_translator: "DE2_115_QSYS" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info (12250): Cpu_instruction_master_translator_avalon_universal_master_0_agent: "DE2_115_QSYS" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "DE2_115_QSYS" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "DE2_115_QSYS" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "DE2_115_QSYS" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "DE2_115_QSYS" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "DE2_115_QSYS" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_003: "DE2_115_QSYS" instantiated altera_merlin_router "id_router_003"
Info (12250): Addr_router_002: "DE2_115_QSYS" instantiated altera_merlin_router "addr_router_002"
Info (12250): Id_router_006: "DE2_115_QSYS" instantiated altera_merlin_router "id_router_006"
Info (12250): Limiter: "DE2_115_QSYS" instantiated altera_merlin_traffic_limiter "limiter"
Info (12250): Rst_controller: "DE2_115_QSYS" instantiated altera_reset_controller "rst_controller"
Info (12250): Cmd_xbar_demux: "DE2_115_QSYS" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "DE2_115_QSYS" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "DE2_115_QSYS" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Rsp_xbar_demux: "DE2_115_QSYS" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_demux_003: "DE2_115_QSYS" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info (12250): Rsp_xbar_mux: "DE2_115_QSYS" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "DE2_115_QSYS" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_xbar_demux_002: "DE2_115_QSYS" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info (12250): Rsp_xbar_demux_006: "DE2_115_QSYS" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_006"
Info (12250): Rsp_xbar_mux_002: "DE2_115_QSYS" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info (12250): Reusing file C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): Crosser: "DE2_115_QSYS" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Irq_mapper: "DE2_115_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_synchronizer: "DE2_115_QSYS" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info (12250): DE2_115_QSYS: Done DE2_115_QSYS" with 35 modules, 118 files, 4051796 bytes
Info (12249): Finished elaborating Qsys system entity "DE2_115_QSYS.qsys"
Warning (10275): Verilog HDL Module Instantiation warning at de2_115_golden_sopc.v(557): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_golden_sopc.v
    Info (12023): Found entity 1: de2_115_golden_sopc
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: TopLevel
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/de2_115_qsys.v
    Info (12023): Found entity 1: DE2_115_QSYS
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_addr_router.sv
    Info (12023): Found entity 1: DE2_115_QSYS_addr_router_default_decode
    Info (12023): Found entity 2: DE2_115_QSYS_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_addr_router_001.sv
    Info (12023): Found entity 1: DE2_115_QSYS_addr_router_001_default_decode
    Info (12023): Found entity 2: DE2_115_QSYS_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_addr_router_002.sv
    Info (12023): Found entity 1: DE2_115_QSYS_addr_router_002_default_decode
    Info (12023): Found entity 2: DE2_115_QSYS_addr_router_002
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_altpll.v
    Info (12023): Found entity 1: DE2_115_QSYS_altpll_dffpipe_l2c
    Info (12023): Found entity 2: DE2_115_QSYS_altpll_stdsync_sv6
    Info (12023): Found entity 3: DE2_115_QSYS_altpll_altpll_ktn2
    Info (12023): Found entity 4: DE2_115_QSYS_altpll
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_cmd_xbar_demux.sv
    Info (12023): Found entity 1: DE2_115_QSYS_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: DE2_115_QSYS_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: DE2_115_QSYS_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_cmd_xbar_mux.sv
    Info (12023): Found entity 1: DE2_115_QSYS_cmd_xbar_mux
Info (12021): Found 24 design units, including 24 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_cpu.v
    Info (12023): Found entity 1: DE2_115_QSYS_cpu_ic_data_module
    Info (12023): Found entity 2: DE2_115_QSYS_cpu_ic_tag_module
    Info (12023): Found entity 3: DE2_115_QSYS_cpu_register_bank_a_module
    Info (12023): Found entity 4: DE2_115_QSYS_cpu_register_bank_b_module
    Info (12023): Found entity 5: DE2_115_QSYS_cpu_nios2_oci_debug
    Info (12023): Found entity 6: DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 7: DE2_115_QSYS_cpu_nios2_ocimem
    Info (12023): Found entity 8: DE2_115_QSYS_cpu_nios2_avalon_reg
    Info (12023): Found entity 9: DE2_115_QSYS_cpu_nios2_oci_break
    Info (12023): Found entity 10: DE2_115_QSYS_cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: DE2_115_QSYS_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: DE2_115_QSYS_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: DE2_115_QSYS_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: DE2_115_QSYS_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: DE2_115_QSYS_cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: DE2_115_QSYS_cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: DE2_115_QSYS_cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: DE2_115_QSYS_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: DE2_115_QSYS_cpu_nios2_oci_pib
    Info (12023): Found entity 20: DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 21: DE2_115_QSYS_cpu_nios2_oci_im
    Info (12023): Found entity 22: DE2_115_QSYS_cpu_nios2_performance_monitors
    Info (12023): Found entity 23: DE2_115_QSYS_cpu_nios2_oci
    Info (12023): Found entity 24: DE2_115_QSYS_cpu
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: DE2_115_QSYS_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: DE2_115_QSYS_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: DE2_115_QSYS_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_cpu_mult_cell.v
    Info (12023): Found entity 1: DE2_115_QSYS_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_cpu_oci_test_bench.v
    Info (12023): Found entity 1: DE2_115_QSYS_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_cpu_test_bench.v
    Info (12023): Found entity 1: DE2_115_QSYS_cpu_test_bench
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_id_router.sv
    Info (12023): Found entity 1: DE2_115_QSYS_id_router_default_decode
    Info (12023): Found entity 2: DE2_115_QSYS_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_id_router_003.sv
    Info (12023): Found entity 1: DE2_115_QSYS_id_router_003_default_decode
    Info (12023): Found entity 2: DE2_115_QSYS_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_id_router_006.sv
    Info (12023): Found entity 1: DE2_115_QSYS_id_router_006_default_decode
    Info (12023): Found entity 2: DE2_115_QSYS_id_router_006
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE2_115_QSYS_irq_mapper
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE2_115_QSYS_jtag_uart_log_module
    Info (12023): Found entity 2: DE2_115_QSYS_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 3: DE2_115_QSYS_jtag_uart_scfifo_w
    Info (12023): Found entity 4: DE2_115_QSYS_jtag_uart_drom_module
    Info (12023): Found entity 5: DE2_115_QSYS_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 6: DE2_115_QSYS_jtag_uart_scfifo_r
    Info (12023): Found entity 7: DE2_115_QSYS_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_onchip_mem.v
    Info (12023): Found entity 1: DE2_115_QSYS_onchip_mem
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_rsp_xbar_demux.sv
    Info (12023): Found entity 1: DE2_115_QSYS_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: DE2_115_QSYS_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_rsp_xbar_demux_006.sv
    Info (12023): Found entity 1: DE2_115_QSYS_rsp_xbar_demux_006
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_rsp_xbar_mux.sv
    Info (12023): Found entity 1: DE2_115_QSYS_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: DE2_115_QSYS_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_rsp_xbar_mux_002.sv
    Info (12023): Found entity 1: DE2_115_QSYS_rsp_xbar_mux_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_sdram.v
    Info (12023): Found entity 1: DE2_115_QSYS_sdram_input_efifo_module
    Info (12023): Found entity 2: DE2_115_QSYS_sdram
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_sdram_test_component.v
    Info (12023): Found entity 1: DE2_115_QSYS_sdram_test_component_ram_module
    Info (12023): Found entity 2: DE2_115_QSYS_sdram_test_component
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_sysid.v
    Info (12023): Found entity 1: DE2_115_QSYS_sysid
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/de2_115_qsys_timer.v
    Info (12023): Found entity 1: DE2_115_QSYS_timer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de2_115_qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de2_115_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Warning (10037): Verilog HDL or VHDL warning at DE2_115_QSYS_cpu.v(1748): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_QSYS_cpu.v(1750): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_QSYS_cpu.v(1906): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_QSYS_cpu.v(2825): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_QSYS_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_QSYS_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_QSYS_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_QSYS_sdram.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "de2_115_golden_sopc" for the top level hierarchy
Warning (10034): Output port "LEDG" at de2_115_golden_sopc.v(250) has no driver
Warning (10034): Output port "LEDR" at de2_115_golden_sopc.v(251) has no driver
Warning (10034): Output port "HEX0" at de2_115_golden_sopc.v(260) has no driver
Warning (10034): Output port "HEX1" at de2_115_golden_sopc.v(261) has no driver
Warning (10034): Output port "HEX2" at de2_115_golden_sopc.v(262) has no driver
Warning (10034): Output port "HEX3" at de2_115_golden_sopc.v(263) has no driver
Warning (10034): Output port "HEX4" at de2_115_golden_sopc.v(264) has no driver
Warning (10034): Output port "HEX5" at de2_115_golden_sopc.v(265) has no driver
Warning (10034): Output port "HEX6" at de2_115_golden_sopc.v(266) has no driver
Warning (10034): Output port "HEX7" at de2_115_golden_sopc.v(267) has no driver
Warning (10034): Output port "VGA_B" at de2_115_golden_sopc.v(296) has no driver
Warning (10034): Output port "VGA_G" at de2_115_golden_sopc.v(299) has no driver
Warning (10034): Output port "VGA_R" at de2_115_golden_sopc.v(301) has no driver
Warning (10034): Output port "OTG_ADDR" at de2_115_golden_sopc.v(367) has no driver
Warning (10034): Output port "SRAM_ADDR" at de2_115_golden_sopc.v(390) has no driver
Warning (10034): Output port "FL_ADDR" at de2_115_golden_sopc.v(399) has no driver
Warning (10034): Output port "SMA_CLKOUT" at de2_115_golden_sopc.v(247) has no driver
Warning (10034): Output port "LCD_EN" at de2_115_golden_sopc.v(272) has no driver
Warning (10034): Output port "LCD_RS" at de2_115_golden_sopc.v(274) has no driver
Warning (10034): Output port "LCD_RW" at de2_115_golden_sopc.v(275) has no driver
Warning (10034): Output port "UART_CTS" at de2_115_golden_sopc.v(278) has no driver
Warning (10034): Output port "UART_TXD" at de2_115_golden_sopc.v(281) has no driver
Warning (10034): Output port "SD_CLK" at de2_115_golden_sopc.v(290) has no driver
Warning (10034): Output port "VGA_HS" at de2_115_golden_sopc.v(300) has no driver
Warning (10034): Output port "VGA_VS" at de2_115_golden_sopc.v(303) has no driver
Warning (10034): Output port "AUD_DACDAT" at de2_115_golden_sopc.v(309) has no driver
Warning (10034): Output port "AUD_XCK" at de2_115_golden_sopc.v(311) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at de2_115_golden_sopc.v(314) has no driver
Warning (10034): Output port "I2C_SCLK" at de2_115_golden_sopc.v(318) has no driver
Warning (10034): Output port "OTG_CS_N" at de2_115_golden_sopc.v(368) has no driver
Warning (10034): Output port "OTG_WR_N" at de2_115_golden_sopc.v(369) has no driver
Warning (10034): Output port "OTG_RD_N" at de2_115_golden_sopc.v(370) has no driver
Warning (10034): Output port "OTG_RST_N" at de2_115_golden_sopc.v(372) has no driver
Warning (10034): Output port "SRAM_CE_N" at de2_115_golden_sopc.v(391) has no driver
Warning (10034): Output port "SRAM_LB_N" at de2_115_golden_sopc.v(393) has no driver
Warning (10034): Output port "SRAM_OE_N" at de2_115_golden_sopc.v(394) has no driver
Warning (10034): Output port "SRAM_UB_N" at de2_115_golden_sopc.v(395) has no driver
Warning (10034): Output port "SRAM_WE_N" at de2_115_golden_sopc.v(396) has no driver
Warning (10034): Output port "FL_CE_N" at de2_115_golden_sopc.v(400) has no driver
Warning (10034): Output port "FL_OE_N" at de2_115_golden_sopc.v(402) has no driver
Warning (10034): Output port "FL_WE_N" at de2_115_golden_sopc.v(405) has no driver
Warning (10665): Bidirectional port "PS2_DAT" at de2_115_golden_sopc.v(285) has a one-way connection to bidirectional port "PS2_CLK"
Warning (10665): Bidirectional port "PS2_DAT2" at de2_115_golden_sopc.v(287) has a one-way connection to bidirectional port "PS2_CLK2"
Info (12128): Elaborating entity "DE2_115_QSYS" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst"
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"
Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(175): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(177): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo"
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo"
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_test_bench" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_test_bench:the_DE2_115_QSYS_cpu_test_bench"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_ic_data_module" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_data_module:DE2_115_QSYS_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_data_module:DE2_115_QSYS_cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_data_module:DE2_115_QSYS_cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_data_module:DE2_115_QSYS_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_data_module:DE2_115_QSYS_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_ic_tag_module" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_tag_module:DE2_115_QSYS_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_tag_module:DE2_115_QSYS_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_tag_module:DE2_115_QSYS_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_tag_module:DE2_115_QSYS_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE2_115_QSYS_cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l9h1.tdf
    Info (12023): Found entity 1: altsyncram_l9h1
Info (12128): Elaborating entity "altsyncram_l9h1" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_ic_tag_module:DE2_115_QSYS_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_l9h1:auto_generated"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_register_bank_a_module" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_a_module:DE2_115_QSYS_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_a_module:DE2_115_QSYS_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_a_module:DE2_115_QSYS_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_a_module:DE2_115_QSYS_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE2_115_QSYS_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvg1.tdf
    Info (12023): Found entity 1: altsyncram_kvg1
Info (12128): Elaborating entity "altsyncram_kvg1" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_a_module:DE2_115_QSYS_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_kvg1:auto_generated"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_register_bank_b_module" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_b_module:DE2_115_QSYS_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_b_module:DE2_115_QSYS_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_b_module:DE2_115_QSYS_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_b_module:DE2_115_QSYS_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE2_115_QSYS_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lvg1.tdf
    Info (12023): Found entity 1: altsyncram_lvg1
Info (12128): Elaborating entity "altsyncram_lvg1" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_register_bank_b_module:DE2_115_QSYS_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_lvg1:auto_generated"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_mult_cell" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell"
Info (12128): Elaborating entity "altmult_add" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_75u2.tdf
    Info (12023): Found entity 1: mult_add_75u2
Info (12128): Elaborating entity "mult_add_75u2" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf
    Info (12023): Found entity 1: ded_mult_ks81
Info (12128): Elaborating entity "ded_mult_ks81" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_95u2.tdf
    Info (12023): Found entity 1: mult_add_95u2
Info (12128): Elaborating entity "mult_add_95u2" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_mult_cell:the_DE2_115_QSYS_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_debug" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_debug:the_DE2_115_QSYS_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_ocimem" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "DE2_115_QSYS_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e982.tdf
    Info (12023): Found entity 1: altsyncram_e982
Info (12128): Elaborating entity "altsyncram_e982" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_ocimem:the_DE2_115_QSYS_cpu_nios2_ocimem|DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e982:auto_generated"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_avalon_reg" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_avalon_reg:the_DE2_115_QSYS_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_break" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_break:the_DE2_115_QSYS_cpu_nios2_oci_break"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_xbrk" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_xbrk:the_DE2_115_QSYS_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_dbrk" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_dbrk:the_DE2_115_QSYS_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_itrace" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_itrace:the_DE2_115_QSYS_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_dtrace" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_dtrace:the_DE2_115_QSYS_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_td_mode" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_dtrace:the_DE2_115_QSYS_cpu_nios2_oci_dtrace|DE2_115_QSYS_cpu_nios2_oci_td_mode:DE2_115_QSYS_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_fifo" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_fifo:the_DE2_115_QSYS_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_compute_tm_count" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_fifo:the_DE2_115_QSYS_cpu_nios2_oci_fifo|DE2_115_QSYS_cpu_nios2_oci_compute_tm_count:DE2_115_QSYS_cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_fifowp_inc" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_fifo:the_DE2_115_QSYS_cpu_nios2_oci_fifo|DE2_115_QSYS_cpu_nios2_oci_fifowp_inc:DE2_115_QSYS_cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_fifocount_inc" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_fifo:the_DE2_115_QSYS_cpu_nios2_oci_fifo|DE2_115_QSYS_cpu_nios2_oci_fifocount_inc:DE2_115_QSYS_cpu_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_oci_test_bench" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_fifo:the_DE2_115_QSYS_cpu_nios2_oci_fifo|DE2_115_QSYS_cpu_oci_test_bench:the_DE2_115_QSYS_cpu_oci_test_bench"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_pib" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_pib:the_DE2_115_QSYS_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_nios2_oci_im" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_jtag_debug_module_wrapper" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_jtag_debug_module_tck" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_tck:the_DE2_115_QSYS_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE2_115_QSYS_cpu_jtag_debug_module_sysclk" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|DE2_115_QSYS_cpu_jtag_debug_module_sysclk:the_DE2_115_QSYS_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_115_QSYS_cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_115_QSYS_cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_115_QSYS_cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_115_QSYS_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_115_QSYS_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_115_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_115_QSYS_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "DE2_115_QSYS_jtag_uart" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "DE2_115_QSYS_jtag_uart_scfifo_w" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "DE2_115_QSYS_jtag_uart_scfifo_r" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "DE2_115_QSYS_altpll" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll"
Info (12128): Elaborating entity "DE2_115_QSYS_altpll_stdsync_sv6" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "DE2_115_QSYS_altpll_dffpipe_l2c" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_stdsync_sv6:stdsync2|DE2_115_QSYS_altpll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "DE2_115_QSYS_altpll_altpll_ktn2" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_altpll_ktn2:sd1"
Info (12128): Elaborating entity "DE2_115_QSYS_onchip_mem" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE2_115_QSYS_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "98304"
    Info (12134): Parameter "numwords_a" = "98304"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_evc1.tdf
    Info (12023): Found entity 1: altsyncram_evc1
Info (12128): Elaborating entity "altsyncram_evc1" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_evc1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7ua.tdf
    Info (12023): Found entity 1: decode_7ua
Info (12128): Elaborating entity "decode_7ua" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_evc1:auto_generated|decode_7ua:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4qb.tdf
    Info (12023): Found entity 1: mux_4qb
Info (12128): Elaborating entity "mux_4qb" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_evc1:auto_generated|mux_4qb:mux2"
Info (12128): Elaborating entity "DE2_115_QSYS_timer" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_timer:timer"
Info (12128): Elaborating entity "DE2_115_QSYS_sdram" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram"
Info (12128): Elaborating entity "DE2_115_QSYS_sdram_input_efifo_module" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|DE2_115_QSYS_sdram_input_efifo_module:the_DE2_115_QSYS_sdram_input_efifo_module"
Info (12128): Elaborating entity "DE2_115_QSYS_sysid" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sysid:sysid"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:onchip_mem_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:clock_crossing_io_s0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:altpll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_translator:clock_crossing_io_m0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "DE2_115_QSYS_addr_router" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router:addr_router"
Info (12128): Elaborating entity "DE2_115_QSYS_addr_router_default_decode" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router:addr_router|DE2_115_QSYS_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE2_115_QSYS_addr_router_001" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "DE2_115_QSYS_addr_router_001_default_decode" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router_001:addr_router_001|DE2_115_QSYS_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE2_115_QSYS_id_router" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router:id_router"
Info (12128): Elaborating entity "DE2_115_QSYS_id_router_default_decode" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router:id_router|DE2_115_QSYS_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE2_115_QSYS_id_router_003" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_003:id_router_003"
Info (12128): Elaborating entity "DE2_115_QSYS_id_router_003_default_decode" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_003:id_router_003|DE2_115_QSYS_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE2_115_QSYS_addr_router_002" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "DE2_115_QSYS_addr_router_002_default_decode" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_addr_router_002:addr_router_002|DE2_115_QSYS_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE2_115_QSYS_id_router_006" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_006:id_router_006"
Info (12128): Elaborating entity "DE2_115_QSYS_id_router_006_default_decode" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_id_router_006:id_router_006|DE2_115_QSYS_id_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_merlin_traffic_limiter:limiter_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "DE2_115_QSYS_cmd_xbar_demux" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "DE2_115_QSYS_cmd_xbar_demux_001" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "DE2_115_QSYS_cmd_xbar_mux" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "DE2_115_QSYS_rsp_xbar_demux" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "DE2_115_QSYS_rsp_xbar_demux_003" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "DE2_115_QSYS_rsp_xbar_mux" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "DE2_115_QSYS_rsp_xbar_mux_001" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "DE2_115_QSYS_cmd_xbar_demux_002" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002"
Info (12128): Elaborating entity "DE2_115_QSYS_rsp_xbar_demux_006" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_demux_006:rsp_xbar_demux_006"
Info (12128): Elaborating entity "DE2_115_QSYS_rsp_xbar_mux_002" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "DE2_115_QSYS_irq_mapper" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Warning (12020): Port "address_b" on the entity instantiation of "DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_DE2_115_QSYS_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_im:the_DE2_115_QSYS_cpu_nios2_oci_im|DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_QSYS_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|Add8"
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3d1.tdf
    Info (12023): Found entity 1: altsyncram_c3d1
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ivc1.tdf
    Info (12023): Found entity 1: altsyncram_ivc1
Info (12130): Elaborated megafunction instantiation "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|lpm_add_sub:Add8"
Info (12133): Instantiated megafunction "DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|lpm_add_sub:Add8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET0_MDIO" has no driver
    Warning (13040): Bidir "ENET1_MDIO" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "PS2_CLK~synth"
    Warning (13010): Node "PS2_CLK2~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 953 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 37 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "OTG_INT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
Info (21057): Implemented 5761 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 92 input pins
    Info (21059): Implemented 249 output pins
    Info (21060): Implemented 143 bidirectional pins
    Info (21061): Implemented 4673 logic cells
    Info (21064): Implemented 598 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 401 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Sun May 07 18:54:46 2017
    Info: Elapsed time: 00:02:09
    Info: Total CPU time (on all processors): 00:01:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.map.smsg.


