ARM GAS  /tmp/ccZZ9eLZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"misc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NVIC_PriorityGroupConfig,"ax",%progbits
  16              		.align	1
  17              		.global	NVIC_PriorityGroupConfig
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	NVIC_PriorityGroupConfig:
  24              	.LFB112:
  25              		.file 1 "FWLIB/src/misc.c"
   1:FWLIB/src/misc.c **** /**
   2:FWLIB/src/misc.c ****   ******************************************************************************
   3:FWLIB/src/misc.c ****   * @file    misc.c
   4:FWLIB/src/misc.c ****   * @author  MCD Application Team
   5:FWLIB/src/misc.c ****   * @version V1.4.0
   6:FWLIB/src/misc.c ****   * @date    04-August-2014
   7:FWLIB/src/misc.c ****   * @brief   This file provides all the miscellaneous firmware functions (add-on
   8:FWLIB/src/misc.c ****   *          to CMSIS functions).
   9:FWLIB/src/misc.c ****   *          
  10:FWLIB/src/misc.c ****   *  @verbatim   
  11:FWLIB/src/misc.c ****   *                               
  12:FWLIB/src/misc.c ****   *          ===================================================================      
  13:FWLIB/src/misc.c ****   *                        How to configure Interrupts using driver 
  14:FWLIB/src/misc.c ****   *          ===================================================================      
  15:FWLIB/src/misc.c ****   * 
  16:FWLIB/src/misc.c ****   *            This section provide functions allowing to configure the NVIC interrupts (IRQ).
  17:FWLIB/src/misc.c ****   *            The Cortex-M4 exceptions are managed by CMSIS functions.
  18:FWLIB/src/misc.c ****   *
  19:FWLIB/src/misc.c ****   *            1. Configure the NVIC Priority Grouping using NVIC_PriorityGroupConfig()
  20:FWLIB/src/misc.c ****   *                function according to the following table.
  21:FWLIB/src/misc.c ****  
  22:FWLIB/src/misc.c ****   *  The table below gives the allowed values of the pre-emption priority and subpriority according
  23:FWLIB/src/misc.c ****   *  to the Priority Grouping configuration performed by NVIC_PriorityGroupConfig function
  24:FWLIB/src/misc.c ****   *    ============================================================================================
  25:FWLIB/src/misc.c ****   *      NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |  
  26:FWLIB/src/misc.c ****   *    ============================================================================================
  27:FWLIB/src/misc.c ****   *     NVIC_PriorityGroup_0  |                0                  |            0-15             | 0
  28:FWLIB/src/misc.c ****   *                           |                                   |                             | 4
  29:FWLIB/src/misc.c ****   *    --------------------------------------------------------------------------------------------
  30:FWLIB/src/misc.c ****   *     NVIC_PriorityGroup_1  |                0-1                |            0-7              | 1
  31:FWLIB/src/misc.c ****   *                           |                                   |                             | 3
  32:FWLIB/src/misc.c ****   *    --------------------------------------------------------------------------------------------
  33:FWLIB/src/misc.c ****   *     NVIC_PriorityGroup_2  |                0-3                |            0-3              | 2
ARM GAS  /tmp/ccZZ9eLZ.s 			page 2


  34:FWLIB/src/misc.c ****   *                           |                                   |                             | 2
  35:FWLIB/src/misc.c ****   *    --------------------------------------------------------------------------------------------
  36:FWLIB/src/misc.c ****   *     NVIC_PriorityGroup_3  |                0-7                |            0-1              | 3
  37:FWLIB/src/misc.c ****   *                           |                                   |                             | 1
  38:FWLIB/src/misc.c ****   *    --------------------------------------------------------------------------------------------
  39:FWLIB/src/misc.c ****   *     NVIC_PriorityGroup_4  |                0-15               |            0                | 4
  40:FWLIB/src/misc.c ****   *                           |                                   |                             | 0
  41:FWLIB/src/misc.c ****   *    ============================================================================================
  42:FWLIB/src/misc.c ****   *
  43:FWLIB/src/misc.c ****   *            2. Enable and Configure the priority of the selected IRQ Channels using NVIC_Init() 
  44:FWLIB/src/misc.c ****   *
  45:FWLIB/src/misc.c ****   * @note  When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  46:FWLIB/src/misc.c ****   *        The pending IRQ priority will be managed only by the subpriority.
  47:FWLIB/src/misc.c ****   *
  48:FWLIB/src/misc.c ****   * @note  IRQ priority order (sorted by highest to lowest priority):
  49:FWLIB/src/misc.c ****   *         - Lowest pre-emption priority
  50:FWLIB/src/misc.c ****   *         - Lowest subpriority
  51:FWLIB/src/misc.c ****   *         - Lowest hardware priority (IRQ number)
  52:FWLIB/src/misc.c ****   *
  53:FWLIB/src/misc.c ****   *  @endverbatim
  54:FWLIB/src/misc.c ****   *
  55:FWLIB/src/misc.c ****   ******************************************************************************
  56:FWLIB/src/misc.c ****   * @attention
  57:FWLIB/src/misc.c ****   *
  58:FWLIB/src/misc.c ****   * <h2><center>&copy; COPYRIGHT 2014 STMicroelectronics</center></h2>
  59:FWLIB/src/misc.c ****   *
  60:FWLIB/src/misc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  61:FWLIB/src/misc.c ****   * You may not use this file except in compliance with the License.
  62:FWLIB/src/misc.c ****   * You may obtain a copy of the License at:
  63:FWLIB/src/misc.c ****   *
  64:FWLIB/src/misc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  65:FWLIB/src/misc.c ****   *
  66:FWLIB/src/misc.c ****   * Unless required by applicable law or agreed to in writing, software 
  67:FWLIB/src/misc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  68:FWLIB/src/misc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  69:FWLIB/src/misc.c ****   * See the License for the specific language governing permissions and
  70:FWLIB/src/misc.c ****   * limitations under the License.
  71:FWLIB/src/misc.c ****   *
  72:FWLIB/src/misc.c ****   ******************************************************************************
  73:FWLIB/src/misc.c ****   */
  74:FWLIB/src/misc.c **** 
  75:FWLIB/src/misc.c **** /* Includes ------------------------------------------------------------------*/
  76:FWLIB/src/misc.c **** #include "misc.h"
  77:FWLIB/src/misc.c **** 
  78:FWLIB/src/misc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  79:FWLIB/src/misc.c ****   * @{
  80:FWLIB/src/misc.c ****   */
  81:FWLIB/src/misc.c **** 
  82:FWLIB/src/misc.c **** /** @defgroup MISC 
  83:FWLIB/src/misc.c ****   * @brief MISC driver modules
  84:FWLIB/src/misc.c ****   * @{
  85:FWLIB/src/misc.c ****   */
  86:FWLIB/src/misc.c **** 
  87:FWLIB/src/misc.c **** /* Private typedef -----------------------------------------------------------*/
  88:FWLIB/src/misc.c **** /* Private define ------------------------------------------------------------*/
  89:FWLIB/src/misc.c **** #define AIRCR_VECTKEY_MASK    ((uint32_t)0x05FA0000)
  90:FWLIB/src/misc.c **** 
ARM GAS  /tmp/ccZZ9eLZ.s 			page 3


  91:FWLIB/src/misc.c **** /* Private macro -------------------------------------------------------------*/
  92:FWLIB/src/misc.c **** /* Private variables ---------------------------------------------------------*/
  93:FWLIB/src/misc.c **** /* Private function prototypes -----------------------------------------------*/
  94:FWLIB/src/misc.c **** /* Private functions ---------------------------------------------------------*/
  95:FWLIB/src/misc.c **** 
  96:FWLIB/src/misc.c **** /** @defgroup MISC_Private_Functions
  97:FWLIB/src/misc.c ****   * @{
  98:FWLIB/src/misc.c ****   */
  99:FWLIB/src/misc.c **** 
 100:FWLIB/src/misc.c **** /**
 101:FWLIB/src/misc.c ****   * @brief  Configures the priority grouping: pre-emption priority and subpriority.
 102:FWLIB/src/misc.c ****   * @param  NVIC_PriorityGroup: specifies the priority grouping bits length. 
 103:FWLIB/src/misc.c ****   *   This parameter can be one of the following values:
 104:FWLIB/src/misc.c ****   *     @arg NVIC_PriorityGroup_0: 0 bits for pre-emption priority
 105:FWLIB/src/misc.c ****   *                                4 bits for subpriority
 106:FWLIB/src/misc.c ****   *     @arg NVIC_PriorityGroup_1: 1 bits for pre-emption priority
 107:FWLIB/src/misc.c ****   *                                3 bits for subpriority
 108:FWLIB/src/misc.c ****   *     @arg NVIC_PriorityGroup_2: 2 bits for pre-emption priority
 109:FWLIB/src/misc.c ****   *                                2 bits for subpriority
 110:FWLIB/src/misc.c ****   *     @arg NVIC_PriorityGroup_3: 3 bits for pre-emption priority
 111:FWLIB/src/misc.c ****   *                                1 bits for subpriority
 112:FWLIB/src/misc.c ****   *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
 113:FWLIB/src/misc.c ****   *                                0 bits for subpriority
 114:FWLIB/src/misc.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
 115:FWLIB/src/misc.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 116:FWLIB/src/misc.c ****   * @retval None
 117:FWLIB/src/misc.c ****   */
 118:FWLIB/src/misc.c **** void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
 119:FWLIB/src/misc.c **** {
  26              		.loc 1 119 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31              	.LVL0:
 120:FWLIB/src/misc.c ****   /* Check the parameters */
 121:FWLIB/src/misc.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
 122:FWLIB/src/misc.c ****   
 123:FWLIB/src/misc.c ****   /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
 124:FWLIB/src/misc.c ****   SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
  32              		.loc 1 124 0
  33 0000 40F0BF60 		orr	r0, r0, #100139008
  34              	.LVL1:
  35 0004 40F40030 		orr	r0, r0, #131072
  36 0008 014B     		ldr	r3, .L2
  37 000a D860     		str	r0, [r3, #12]
  38 000c 7047     		bx	lr
  39              	.L3:
  40 000e 00BF     		.align	2
  41              	.L2:
  42 0010 00ED00E0 		.word	-536810240
  43              		.cfi_endproc
  44              	.LFE112:
  46              		.section	.text.NVIC_Init,"ax",%progbits
  47              		.align	1
  48              		.global	NVIC_Init
  49              		.syntax unified
ARM GAS  /tmp/ccZZ9eLZ.s 			page 4


  50              		.thumb
  51              		.thumb_func
  52              		.fpu softvfp
  54              	NVIC_Init:
  55              	.LFB113:
 125:FWLIB/src/misc.c **** }
 126:FWLIB/src/misc.c **** 
 127:FWLIB/src/misc.c **** /**
 128:FWLIB/src/misc.c ****   * @brief  Initializes the NVIC peripheral according to the specified
 129:FWLIB/src/misc.c ****   *         parameters in the NVIC_InitStruct.
 130:FWLIB/src/misc.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 131:FWLIB/src/misc.c ****   *         function should be called before. 
 132:FWLIB/src/misc.c ****   * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
 133:FWLIB/src/misc.c ****   *         the configuration information for the specified NVIC peripheral.
 134:FWLIB/src/misc.c ****   * @retval None
 135:FWLIB/src/misc.c ****   */
 136:FWLIB/src/misc.c **** void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
 137:FWLIB/src/misc.c **** {
  56              		.loc 1 137 0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  61              	.LVL2:
 138:FWLIB/src/misc.c ****   uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 139:FWLIB/src/misc.c ****   
 140:FWLIB/src/misc.c ****   /* Check the parameters */
 141:FWLIB/src/misc.c ****   assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
 142:FWLIB/src/misc.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
 143:FWLIB/src/misc.c ****   assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
 144:FWLIB/src/misc.c ****     
 145:FWLIB/src/misc.c ****   if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  62              		.loc 1 145 0
  63 0000 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
  64 0002 5BB9     		cbnz	r3, .L11
 146:FWLIB/src/misc.c ****   {
 147:FWLIB/src/misc.c ****     /* Compute the Corresponding IRQ Priority --------------------------------*/    
 148:FWLIB/src/misc.c ****     tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 149:FWLIB/src/misc.c ****     tmppre = (0x4 - tmppriority);
 150:FWLIB/src/misc.c ****     tmpsub = tmpsub >> tmppriority;
 151:FWLIB/src/misc.c **** 
 152:FWLIB/src/misc.c ****     tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 153:FWLIB/src/misc.c ****     tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 154:FWLIB/src/misc.c ****         
 155:FWLIB/src/misc.c ****     tmppriority = tmppriority << 0x04;
 156:FWLIB/src/misc.c ****         
 157:FWLIB/src/misc.c ****     NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 158:FWLIB/src/misc.c ****     
 159:FWLIB/src/misc.c ****     /* Enable the Selected IRQ Channels --------------------------------------*/
 160:FWLIB/src/misc.c ****     NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 161:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 162:FWLIB/src/misc.c ****   }
 163:FWLIB/src/misc.c ****   else
 164:FWLIB/src/misc.c ****   {
 165:FWLIB/src/misc.c ****     /* Disable the Selected IRQ Channels -------------------------------------*/
 166:FWLIB/src/misc.c ****     NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
  65              		.loc 1 166 0
ARM GAS  /tmp/ccZZ9eLZ.s 			page 5


  66 0004 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
  67 0006 5A09     		lsrs	r2, r3, #5
 167:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  68              		.loc 1 167 0
  69 0008 03F01F03 		and	r3, r3, #31
  70 000c 0121     		movs	r1, #1
  71 000e 01FA03F3 		lsl	r3, r1, r3
 166:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  72              		.loc 1 166 0
  73 0012 2032     		adds	r2, r2, #32
  74 0014 1349     		ldr	r1, .L12
  75 0016 41F82230 		str	r3, [r1, r2, lsl #2]
 168:FWLIB/src/misc.c ****   }
 169:FWLIB/src/misc.c **** }
  76              		.loc 1 169 0
  77 001a 7047     		bx	lr
  78              	.L11:
 137:FWLIB/src/misc.c ****   uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
  79              		.loc 1 137 0
  80 001c 10B4     		push	{r4}
  81              	.LCFI0:
  82              		.cfi_def_cfa_offset 4
  83              		.cfi_offset 4, -4
 148:FWLIB/src/misc.c ****     tmppre = (0x4 - tmppriority);
  84              		.loc 1 148 0
  85 001e 124B     		ldr	r3, .L12+4
  86 0020 DA68     		ldr	r2, [r3, #12]
  87 0022 D243     		mvns	r2, r2
  88 0024 C2F30222 		ubfx	r2, r2, #8, #3
  89              	.LVL3:
 149:FWLIB/src/misc.c ****     tmpsub = tmpsub >> tmppriority;
  90              		.loc 1 149 0
  91 0028 C2F10403 		rsb	r3, r2, #4
  92 002c DCB2     		uxtb	r4, r3
  93              	.LVL4:
 150:FWLIB/src/misc.c **** 
  94              		.loc 1 150 0
  95 002e 0F21     		movs	r1, #15
  96 0030 41FA02F2 		asr	r2, r1, r2
  97              	.LVL5:
 152:FWLIB/src/misc.c ****     tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
  98              		.loc 1 152 0
  99 0034 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 100 0036 A340     		lsls	r3, r3, r4
 101 0038 DBB2     		uxtb	r3, r3
 102              	.LVL6:
 153:FWLIB/src/misc.c ****         
 103              		.loc 1 153 0
 104 003a 8178     		ldrb	r1, [r0, #2]	@ zero_extendqisi2
 105 003c 0A40     		ands	r2, r2, r1
 106              	.LVL7:
 107 003e 1343     		orrs	r3, r3, r2
 108              	.LVL8:
 155:FWLIB/src/misc.c ****         
 109              		.loc 1 155 0
 110 0040 1B01     		lsls	r3, r3, #4
 111              	.LVL9:
ARM GAS  /tmp/ccZZ9eLZ.s 			page 6


 112 0042 DBB2     		uxtb	r3, r3
 113              	.LVL10:
 157:FWLIB/src/misc.c ****     
 114              		.loc 1 157 0
 115 0044 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 116 0046 0749     		ldr	r1, .L12
 117 0048 0A44     		add	r2, r2, r1
 118 004a 82F80033 		strb	r3, [r2, #768]
 160:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 119              		.loc 1 160 0
 120 004e 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 121              	.LVL11:
 122 0050 5809     		lsrs	r0, r3, #5
 123              	.LVL12:
 161:FWLIB/src/misc.c ****   }
 124              		.loc 1 161 0
 125 0052 03F01F03 		and	r3, r3, #31
 126 0056 0122     		movs	r2, #1
 127              	.LVL13:
 128 0058 02FA03F3 		lsl	r3, r2, r3
 160:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 129              		.loc 1 160 0
 130 005c 41F82030 		str	r3, [r1, r0, lsl #2]
 131              		.loc 1 169 0
 132 0060 10BC     		pop	{r4}
 133              	.LCFI1:
 134              		.cfi_restore 4
 135              		.cfi_def_cfa_offset 0
 136              	.LVL14:
 137 0062 7047     		bx	lr
 138              	.L13:
 139              		.align	2
 140              	.L12:
 141 0064 00E100E0 		.word	-536813312
 142 0068 00ED00E0 		.word	-536810240
 143              		.cfi_endproc
 144              	.LFE113:
 146              		.section	.text.NVIC_SetVectorTable,"ax",%progbits
 147              		.align	1
 148              		.global	NVIC_SetVectorTable
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 152              		.fpu softvfp
 154              	NVIC_SetVectorTable:
 155              	.LFB114:
 170:FWLIB/src/misc.c **** 
 171:FWLIB/src/misc.c **** /**
 172:FWLIB/src/misc.c ****   * @brief  Sets the vector table location and Offset.
 173:FWLIB/src/misc.c ****   * @param  NVIC_VectTab: specifies if the vector table is in RAM or FLASH memory.
 174:FWLIB/src/misc.c ****   *   This parameter can be one of the following values:
 175:FWLIB/src/misc.c ****   *     @arg NVIC_VectTab_RAM: Vector Table in internal SRAM.
 176:FWLIB/src/misc.c ****   *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
 177:FWLIB/src/misc.c ****   * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
 178:FWLIB/src/misc.c ****   * @retval None
 179:FWLIB/src/misc.c ****   */
 180:FWLIB/src/misc.c **** void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
ARM GAS  /tmp/ccZZ9eLZ.s 			page 7


 181:FWLIB/src/misc.c **** { 
 156              		.loc 1 181 0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 0
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160              		@ link register save eliminated.
 161              	.LVL15:
 182:FWLIB/src/misc.c ****   /* Check the parameters */
 183:FWLIB/src/misc.c ****   assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
 184:FWLIB/src/misc.c ****   assert_param(IS_NVIC_OFFSET(Offset));  
 185:FWLIB/src/misc.c ****    
 186:FWLIB/src/misc.c ****   SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 162              		.loc 1 186 0
 163 0000 21F06041 		bic	r1, r1, #-536870912
 164              	.LVL16:
 165 0004 21F07F01 		bic	r1, r1, #127
 166 0008 0143     		orrs	r1, r1, r0
 167 000a 014B     		ldr	r3, .L15
 168 000c 9960     		str	r1, [r3, #8]
 169 000e 7047     		bx	lr
 170              	.L16:
 171              		.align	2
 172              	.L15:
 173 0010 00ED00E0 		.word	-536810240
 174              		.cfi_endproc
 175              	.LFE114:
 177              		.section	.text.NVIC_SystemLPConfig,"ax",%progbits
 178              		.align	1
 179              		.global	NVIC_SystemLPConfig
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 183              		.fpu softvfp
 185              	NVIC_SystemLPConfig:
 186              	.LFB115:
 187:FWLIB/src/misc.c **** }
 188:FWLIB/src/misc.c **** 
 189:FWLIB/src/misc.c **** /**
 190:FWLIB/src/misc.c ****   * @brief  Selects the condition for the system to enter low power mode.
 191:FWLIB/src/misc.c ****   * @param  LowPowerMode: Specifies the new mode for the system to enter low power mode.
 192:FWLIB/src/misc.c ****   *   This parameter can be one of the following values:
 193:FWLIB/src/misc.c ****   *     @arg NVIC_LP_SEVONPEND: Low Power SEV on Pend.
 194:FWLIB/src/misc.c ****   *     @arg NVIC_LP_SLEEPDEEP: Low Power DEEPSLEEP request.
 195:FWLIB/src/misc.c ****   *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
 196:FWLIB/src/misc.c ****   * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
 197:FWLIB/src/misc.c ****   * @retval None
 198:FWLIB/src/misc.c ****   */
 199:FWLIB/src/misc.c **** void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
 200:FWLIB/src/misc.c **** {
 187              		.loc 1 200 0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 192              	.LVL17:
 201:FWLIB/src/misc.c ****   /* Check the parameters */
 202:FWLIB/src/misc.c ****   assert_param(IS_NVIC_LP(LowPowerMode));
ARM GAS  /tmp/ccZZ9eLZ.s 			page 8


 203:FWLIB/src/misc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));  
 204:FWLIB/src/misc.c ****   
 205:FWLIB/src/misc.c ****   if (NewState != DISABLE)
 193              		.loc 1 205 0
 194 0000 29B9     		cbnz	r1, .L20
 206:FWLIB/src/misc.c ****   {
 207:FWLIB/src/misc.c ****     SCB->SCR |= LowPowerMode;
 208:FWLIB/src/misc.c ****   }
 209:FWLIB/src/misc.c ****   else
 210:FWLIB/src/misc.c ****   {
 211:FWLIB/src/misc.c ****     SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 195              		.loc 1 211 0
 196 0002 054A     		ldr	r2, .L21
 197 0004 1369     		ldr	r3, [r2, #16]
 198 0006 23EA0000 		bic	r0, r3, r0
 199              	.LVL18:
 200 000a 1061     		str	r0, [r2, #16]
 201 000c 7047     		bx	lr
 202              	.LVL19:
 203              	.L20:
 207:FWLIB/src/misc.c ****   }
 204              		.loc 1 207 0
 205 000e 024B     		ldr	r3, .L21
 206 0010 1A69     		ldr	r2, [r3, #16]
 207 0012 1043     		orrs	r0, r0, r2
 208              	.LVL20:
 209 0014 1861     		str	r0, [r3, #16]
 210 0016 7047     		bx	lr
 211              	.L22:
 212              		.align	2
 213              	.L21:
 214 0018 00ED00E0 		.word	-536810240
 215              		.cfi_endproc
 216              	.LFE115:
 218              		.section	.text.SysTick_CLKSourceConfig,"ax",%progbits
 219              		.align	1
 220              		.global	SysTick_CLKSourceConfig
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 224              		.fpu softvfp
 226              	SysTick_CLKSourceConfig:
 227              	.LFB116:
 212:FWLIB/src/misc.c ****   }
 213:FWLIB/src/misc.c **** }
 214:FWLIB/src/misc.c **** 
 215:FWLIB/src/misc.c **** /**
 216:FWLIB/src/misc.c ****   * @brief  Configures the SysTick clock source.
 217:FWLIB/src/misc.c ****   * @param  SysTick_CLKSource: specifies the SysTick clock source.
 218:FWLIB/src/misc.c ****   *   This parameter can be one of the following values:
 219:FWLIB/src/misc.c ****   *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
 220:FWLIB/src/misc.c ****   *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
 221:FWLIB/src/misc.c ****   * @retval None
 222:FWLIB/src/misc.c ****   */
 223:FWLIB/src/misc.c **** void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
 224:FWLIB/src/misc.c **** {
 228              		.loc 1 224 0
ARM GAS  /tmp/ccZZ9eLZ.s 			page 9


 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		@ link register save eliminated.
 233              	.LVL21:
 225:FWLIB/src/misc.c ****   /* Check the parameters */
 226:FWLIB/src/misc.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
 227:FWLIB/src/misc.c ****   if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 234              		.loc 1 227 0
 235 0000 0428     		cmp	r0, #4
 236 0002 05D0     		beq	.L26
 228:FWLIB/src/misc.c ****   {
 229:FWLIB/src/misc.c ****     SysTick->CTRL |= SysTick_CLKSource_HCLK;
 230:FWLIB/src/misc.c ****   }
 231:FWLIB/src/misc.c ****   else
 232:FWLIB/src/misc.c ****   {
 233:FWLIB/src/misc.c ****     SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 237              		.loc 1 233 0
 238 0004 054A     		ldr	r2, .L27
 239 0006 1368     		ldr	r3, [r2]
 240 0008 23F00403 		bic	r3, r3, #4
 241 000c 1360     		str	r3, [r2]
 242 000e 7047     		bx	lr
 243              	.L26:
 229:FWLIB/src/misc.c ****   }
 244              		.loc 1 229 0
 245 0010 024A     		ldr	r2, .L27
 246 0012 1368     		ldr	r3, [r2]
 247 0014 43F00403 		orr	r3, r3, #4
 248 0018 1360     		str	r3, [r2]
 249 001a 7047     		bx	lr
 250              	.L28:
 251              		.align	2
 252              	.L27:
 253 001c 10E000E0 		.word	-536813552
 254              		.cfi_endproc
 255              	.LFE116:
 257              		.text
 258              	.Letext0:
 259              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 260              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 261              		.file 4 "CORE/core_cm4.h"
 262              		.file 5 "USER/system_stm32f4xx.h"
 263              		.file 6 "USER/stm32f4xx.h"
 264              		.file 7 "FWLIB/inc/misc.h"
ARM GAS  /tmp/ccZZ9eLZ.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 misc.c
     /tmp/ccZZ9eLZ.s:16     .text.NVIC_PriorityGroupConfig:0000000000000000 $t
     /tmp/ccZZ9eLZ.s:23     .text.NVIC_PriorityGroupConfig:0000000000000000 NVIC_PriorityGroupConfig
     /tmp/ccZZ9eLZ.s:42     .text.NVIC_PriorityGroupConfig:0000000000000010 $d
     /tmp/ccZZ9eLZ.s:47     .text.NVIC_Init:0000000000000000 $t
     /tmp/ccZZ9eLZ.s:54     .text.NVIC_Init:0000000000000000 NVIC_Init
     /tmp/ccZZ9eLZ.s:141    .text.NVIC_Init:0000000000000064 $d
     /tmp/ccZZ9eLZ.s:147    .text.NVIC_SetVectorTable:0000000000000000 $t
     /tmp/ccZZ9eLZ.s:154    .text.NVIC_SetVectorTable:0000000000000000 NVIC_SetVectorTable
     /tmp/ccZZ9eLZ.s:173    .text.NVIC_SetVectorTable:0000000000000010 $d
     /tmp/ccZZ9eLZ.s:178    .text.NVIC_SystemLPConfig:0000000000000000 $t
     /tmp/ccZZ9eLZ.s:185    .text.NVIC_SystemLPConfig:0000000000000000 NVIC_SystemLPConfig
     /tmp/ccZZ9eLZ.s:214    .text.NVIC_SystemLPConfig:0000000000000018 $d
     /tmp/ccZZ9eLZ.s:219    .text.SysTick_CLKSourceConfig:0000000000000000 $t
     /tmp/ccZZ9eLZ.s:226    .text.SysTick_CLKSourceConfig:0000000000000000 SysTick_CLKSourceConfig
     /tmp/ccZZ9eLZ.s:253    .text.SysTick_CLKSourceConfig:000000000000001c $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
