
*** Running vivado
    with args -log cw305_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cw305_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cw305_top.tcl -notrace
Command: synth_design -top cw305_top -part xc7a35tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3080 
ERROR: [Synth 8-1099] */ outside comment [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_fewerclocks/fpga/vivado_examples/aes128_verilog/aes128_verilog.srcs/sources_1/imports/fpga/common/registers/registers.v:256]
INFO: [Synth 8-2350] module registers ignored due to previous errors [C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_fewerclocks/fpga/vivado_examples/aes128_verilog/aes128_verilog.srcs/sources_1/imports/fpga/common/registers/registers.v:94]
Failed to read verilog 'C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_fewerclocks/fpga/vivado_examples/aes128_verilog/aes128_verilog.srcs/sources_1/imports/fpga/common/registers/registers.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 15:09:26 2018...
