// Seed: 3620112357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd26
) (
    input  tri   id_0,
    input  wire  id_1,
    output uwire id_2,
    input  wor   id_3,
    input  tri0  _id_4,
    input  tri0  id_5,
    input  tri1  id_6
);
  wire id_8[1 : id_4  ==  1  -  -1];
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
