// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_517 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        TwiddleFactor_4,
        PermuteData_address0,
        PermuteData_ce0,
        PermuteData_q0,
        PermuteData_2_address0,
        PermuteData_2_ce0,
        PermuteData_2_q0,
        PermuteData_1_address0,
        PermuteData_1_ce0,
        PermuteData_1_q0,
        PermuteData_3_address0,
        PermuteData_3_ce0,
        PermuteData_3_q0,
        NTTData_address0,
        NTTData_ce0,
        NTTData_we0,
        NTTData_d0,
        NTTData_2_address0,
        NTTData_2_ce0,
        NTTData_2_we0,
        NTTData_2_d0,
        NTTData_1_address0,
        NTTData_1_ce0,
        NTTData_1_we0,
        NTTData_1_d0,
        NTTData_3_address0,
        NTTData_3_ce0,
        NTTData_3_we0,
        NTTData_3_d0,
        grp_Configurable_PE_2_fu_4743_p_din1,
        grp_Configurable_PE_2_fu_4743_p_din2,
        grp_Configurable_PE_2_fu_4743_p_din3,
        grp_Configurable_PE_2_fu_4743_p_din4,
        grp_Configurable_PE_2_fu_4743_p_din5,
        grp_Configurable_PE_2_fu_4743_p_dout0_0,
        grp_Configurable_PE_2_fu_4743_p_dout0_1,
        grp_Configurable_PE_2_fu_4751_p_din1,
        grp_Configurable_PE_2_fu_4751_p_din2,
        grp_Configurable_PE_2_fu_4751_p_din3,
        grp_Configurable_PE_2_fu_4751_p_din4,
        grp_Configurable_PE_2_fu_4751_p_din5,
        grp_Configurable_PE_2_fu_4751_p_dout0_0,
        grp_Configurable_PE_2_fu_4751_p_dout0_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] TwiddleFactor_4;
output  [3:0] PermuteData_address0;
output   PermuteData_ce0;
input  [31:0] PermuteData_q0;
output  [3:0] PermuteData_2_address0;
output   PermuteData_2_ce0;
input  [31:0] PermuteData_2_q0;
output  [3:0] PermuteData_1_address0;
output   PermuteData_1_ce0;
input  [31:0] PermuteData_1_q0;
output  [3:0] PermuteData_3_address0;
output   PermuteData_3_ce0;
input  [31:0] PermuteData_3_q0;
output  [3:0] NTTData_address0;
output   NTTData_ce0;
output   NTTData_we0;
output  [31:0] NTTData_d0;
output  [3:0] NTTData_2_address0;
output   NTTData_2_ce0;
output   NTTData_2_we0;
output  [31:0] NTTData_2_d0;
output  [3:0] NTTData_1_address0;
output   NTTData_1_ce0;
output   NTTData_1_we0;
output  [31:0] NTTData_1_d0;
output  [3:0] NTTData_3_address0;
output   NTTData_3_ce0;
output   NTTData_3_we0;
output  [31:0] NTTData_3_d0;
output  [31:0] grp_Configurable_PE_2_fu_4743_p_din1;
output  [31:0] grp_Configurable_PE_2_fu_4743_p_din2;
output  [31:0] grp_Configurable_PE_2_fu_4743_p_din3;
output  [1:0] grp_Configurable_PE_2_fu_4743_p_din4;
output  [2:0] grp_Configurable_PE_2_fu_4743_p_din5;
input  [31:0] grp_Configurable_PE_2_fu_4743_p_dout0_0;
input  [31:0] grp_Configurable_PE_2_fu_4743_p_dout0_1;
output  [31:0] grp_Configurable_PE_2_fu_4751_p_din1;
output  [31:0] grp_Configurable_PE_2_fu_4751_p_din2;
output  [31:0] grp_Configurable_PE_2_fu_4751_p_din3;
output  [1:0] grp_Configurable_PE_2_fu_4751_p_din4;
output  [2:0] grp_Configurable_PE_2_fu_4751_p_din5;
input  [31:0] grp_Configurable_PE_2_fu_4751_p_dout0_0;
input  [31:0] grp_Configurable_PE_2_fu_4751_p_dout0_1;

reg ap_idle;
reg PermuteData_ce0;
reg PermuteData_2_ce0;
reg PermuteData_1_ce0;
reg PermuteData_3_ce0;
reg NTTData_ce0;
reg NTTData_we0;
reg NTTData_2_ce0;
reg NTTData_2_we0;
reg NTTData_1_ce0;
reg NTTData_1_we0;
reg NTTData_3_ce0;
reg NTTData_3_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln333_fu_211_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] empty_fu_223_p1;
reg   [0:0] empty_reg_287;
reg   [0:0] empty_reg_287_pp0_iter1_reg;
reg   [0:0] empty_reg_287_pp0_iter2_reg;
reg   [0:0] empty_reg_287_pp0_iter3_reg;
reg   [0:0] empty_reg_287_pp0_iter4_reg;
reg   [0:0] empty_reg_287_pp0_iter5_reg;
reg   [0:0] empty_reg_287_pp0_iter6_reg;
reg   [0:0] empty_reg_287_pp0_iter7_reg;
reg   [0:0] empty_reg_287_pp0_iter8_reg;
reg   [0:0] empty_reg_287_pp0_iter9_reg;
reg   [0:0] empty_reg_287_pp0_iter10_reg;
reg   [0:0] empty_reg_287_pp0_iter11_reg;
reg   [0:0] empty_reg_287_pp0_iter12_reg;
reg   [0:0] empty_reg_287_pp0_iter13_reg;
reg   [0:0] empty_reg_287_pp0_iter14_reg;
reg   [0:0] empty_reg_287_pp0_iter15_reg;
reg   [0:0] empty_reg_287_pp0_iter16_reg;
reg   [0:0] empty_reg_287_pp0_iter17_reg;
reg   [0:0] empty_reg_287_pp0_iter18_reg;
reg   [0:0] empty_reg_287_pp0_iter19_reg;
reg   [0:0] empty_reg_287_pp0_iter20_reg;
reg   [0:0] empty_reg_287_pp0_iter21_reg;
reg   [3:0] NTTData_addr_reg_311;
reg   [3:0] NTTData_addr_reg_311_pp0_iter1_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter2_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter3_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter4_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter5_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter6_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter7_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter8_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter9_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter10_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter11_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter12_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter13_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter14_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter15_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter16_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter17_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter18_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter19_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter20_reg;
reg   [3:0] NTTData_addr_reg_311_pp0_iter21_reg;
reg   [3:0] NTTData_2_addr_reg_316;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter1_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter2_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter3_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter4_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter5_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter6_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter7_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter8_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter9_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter10_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter11_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter12_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter13_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter14_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter15_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter16_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter17_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter18_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter19_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter20_reg;
reg   [3:0] NTTData_2_addr_reg_316_pp0_iter21_reg;
reg   [3:0] NTTData_1_addr_reg_321;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter1_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter2_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter3_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter4_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter5_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter6_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter7_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter8_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter9_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter10_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter11_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter12_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter13_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter14_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter15_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter16_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter17_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter18_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter19_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter20_reg;
reg   [3:0] NTTData_1_addr_reg_321_pp0_iter21_reg;
reg   [3:0] NTTData_3_addr_reg_326;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter1_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter2_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter3_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter4_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter5_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter6_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter7_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter8_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter9_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter10_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter11_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter12_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter13_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter14_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter15_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter16_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter17_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter18_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter19_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter20_reg;
reg   [3:0] NTTData_3_addr_reg_326_pp0_iter21_reg;
reg   [31:0] PermuteData_load_reg_331;
reg   [31:0] PermuteData_1_load_reg_336;
reg   [31:0] PermuteData_2_load_reg_341;
reg   [31:0] PermuteData_3_load_reg_346;
reg   [31:0] NTTData_addr_6_ret_reg_351;
reg   [31:0] NTTData_1_addr_6_ret_reg_356;
reg   [31:0] NTTData_2_addr_6_ret_reg_361;
reg   [31:0] NTTData_3_addr_6_ret_reg_366;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln336_fu_237_p1;
reg   [5:0] global_pair_index_fu_70;
wire   [5:0] add_ln333_fu_217_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_m;
wire   [3:0] lshr_ln336_2_fu_227_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Crypto1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln333_fu_211_p2 == 1'd0))) begin
            global_pair_index_fu_70 <= add_ln333_fu_217_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            global_pair_index_fu_70 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((empty_reg_287_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_1_addr_6_ret_reg_356 <= grp_Configurable_PE_2_fu_4743_p_dout0_1;
        NTTData_addr_6_ret_reg_351 <= grp_Configurable_PE_2_fu_4743_p_dout0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln333_fu_211_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_1_addr_reg_321 <= zext_ln336_fu_237_p1;
        NTTData_2_addr_reg_316 <= zext_ln336_fu_237_p1;
        NTTData_3_addr_reg_326 <= zext_ln336_fu_237_p1;
        NTTData_addr_reg_311 <= zext_ln336_fu_237_p1;
        empty_reg_287 <= empty_fu_223_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        NTTData_1_addr_reg_321_pp0_iter10_reg <= NTTData_1_addr_reg_321_pp0_iter9_reg;
        NTTData_1_addr_reg_321_pp0_iter11_reg <= NTTData_1_addr_reg_321_pp0_iter10_reg;
        NTTData_1_addr_reg_321_pp0_iter12_reg <= NTTData_1_addr_reg_321_pp0_iter11_reg;
        NTTData_1_addr_reg_321_pp0_iter13_reg <= NTTData_1_addr_reg_321_pp0_iter12_reg;
        NTTData_1_addr_reg_321_pp0_iter14_reg <= NTTData_1_addr_reg_321_pp0_iter13_reg;
        NTTData_1_addr_reg_321_pp0_iter15_reg <= NTTData_1_addr_reg_321_pp0_iter14_reg;
        NTTData_1_addr_reg_321_pp0_iter16_reg <= NTTData_1_addr_reg_321_pp0_iter15_reg;
        NTTData_1_addr_reg_321_pp0_iter17_reg <= NTTData_1_addr_reg_321_pp0_iter16_reg;
        NTTData_1_addr_reg_321_pp0_iter18_reg <= NTTData_1_addr_reg_321_pp0_iter17_reg;
        NTTData_1_addr_reg_321_pp0_iter19_reg <= NTTData_1_addr_reg_321_pp0_iter18_reg;
        NTTData_1_addr_reg_321_pp0_iter20_reg <= NTTData_1_addr_reg_321_pp0_iter19_reg;
        NTTData_1_addr_reg_321_pp0_iter21_reg <= NTTData_1_addr_reg_321_pp0_iter20_reg;
        NTTData_1_addr_reg_321_pp0_iter2_reg <= NTTData_1_addr_reg_321_pp0_iter1_reg;
        NTTData_1_addr_reg_321_pp0_iter3_reg <= NTTData_1_addr_reg_321_pp0_iter2_reg;
        NTTData_1_addr_reg_321_pp0_iter4_reg <= NTTData_1_addr_reg_321_pp0_iter3_reg;
        NTTData_1_addr_reg_321_pp0_iter5_reg <= NTTData_1_addr_reg_321_pp0_iter4_reg;
        NTTData_1_addr_reg_321_pp0_iter6_reg <= NTTData_1_addr_reg_321_pp0_iter5_reg;
        NTTData_1_addr_reg_321_pp0_iter7_reg <= NTTData_1_addr_reg_321_pp0_iter6_reg;
        NTTData_1_addr_reg_321_pp0_iter8_reg <= NTTData_1_addr_reg_321_pp0_iter7_reg;
        NTTData_1_addr_reg_321_pp0_iter9_reg <= NTTData_1_addr_reg_321_pp0_iter8_reg;
        NTTData_2_addr_reg_316_pp0_iter10_reg <= NTTData_2_addr_reg_316_pp0_iter9_reg;
        NTTData_2_addr_reg_316_pp0_iter11_reg <= NTTData_2_addr_reg_316_pp0_iter10_reg;
        NTTData_2_addr_reg_316_pp0_iter12_reg <= NTTData_2_addr_reg_316_pp0_iter11_reg;
        NTTData_2_addr_reg_316_pp0_iter13_reg <= NTTData_2_addr_reg_316_pp0_iter12_reg;
        NTTData_2_addr_reg_316_pp0_iter14_reg <= NTTData_2_addr_reg_316_pp0_iter13_reg;
        NTTData_2_addr_reg_316_pp0_iter15_reg <= NTTData_2_addr_reg_316_pp0_iter14_reg;
        NTTData_2_addr_reg_316_pp0_iter16_reg <= NTTData_2_addr_reg_316_pp0_iter15_reg;
        NTTData_2_addr_reg_316_pp0_iter17_reg <= NTTData_2_addr_reg_316_pp0_iter16_reg;
        NTTData_2_addr_reg_316_pp0_iter18_reg <= NTTData_2_addr_reg_316_pp0_iter17_reg;
        NTTData_2_addr_reg_316_pp0_iter19_reg <= NTTData_2_addr_reg_316_pp0_iter18_reg;
        NTTData_2_addr_reg_316_pp0_iter20_reg <= NTTData_2_addr_reg_316_pp0_iter19_reg;
        NTTData_2_addr_reg_316_pp0_iter21_reg <= NTTData_2_addr_reg_316_pp0_iter20_reg;
        NTTData_2_addr_reg_316_pp0_iter2_reg <= NTTData_2_addr_reg_316_pp0_iter1_reg;
        NTTData_2_addr_reg_316_pp0_iter3_reg <= NTTData_2_addr_reg_316_pp0_iter2_reg;
        NTTData_2_addr_reg_316_pp0_iter4_reg <= NTTData_2_addr_reg_316_pp0_iter3_reg;
        NTTData_2_addr_reg_316_pp0_iter5_reg <= NTTData_2_addr_reg_316_pp0_iter4_reg;
        NTTData_2_addr_reg_316_pp0_iter6_reg <= NTTData_2_addr_reg_316_pp0_iter5_reg;
        NTTData_2_addr_reg_316_pp0_iter7_reg <= NTTData_2_addr_reg_316_pp0_iter6_reg;
        NTTData_2_addr_reg_316_pp0_iter8_reg <= NTTData_2_addr_reg_316_pp0_iter7_reg;
        NTTData_2_addr_reg_316_pp0_iter9_reg <= NTTData_2_addr_reg_316_pp0_iter8_reg;
        NTTData_3_addr_reg_326_pp0_iter10_reg <= NTTData_3_addr_reg_326_pp0_iter9_reg;
        NTTData_3_addr_reg_326_pp0_iter11_reg <= NTTData_3_addr_reg_326_pp0_iter10_reg;
        NTTData_3_addr_reg_326_pp0_iter12_reg <= NTTData_3_addr_reg_326_pp0_iter11_reg;
        NTTData_3_addr_reg_326_pp0_iter13_reg <= NTTData_3_addr_reg_326_pp0_iter12_reg;
        NTTData_3_addr_reg_326_pp0_iter14_reg <= NTTData_3_addr_reg_326_pp0_iter13_reg;
        NTTData_3_addr_reg_326_pp0_iter15_reg <= NTTData_3_addr_reg_326_pp0_iter14_reg;
        NTTData_3_addr_reg_326_pp0_iter16_reg <= NTTData_3_addr_reg_326_pp0_iter15_reg;
        NTTData_3_addr_reg_326_pp0_iter17_reg <= NTTData_3_addr_reg_326_pp0_iter16_reg;
        NTTData_3_addr_reg_326_pp0_iter18_reg <= NTTData_3_addr_reg_326_pp0_iter17_reg;
        NTTData_3_addr_reg_326_pp0_iter19_reg <= NTTData_3_addr_reg_326_pp0_iter18_reg;
        NTTData_3_addr_reg_326_pp0_iter20_reg <= NTTData_3_addr_reg_326_pp0_iter19_reg;
        NTTData_3_addr_reg_326_pp0_iter21_reg <= NTTData_3_addr_reg_326_pp0_iter20_reg;
        NTTData_3_addr_reg_326_pp0_iter2_reg <= NTTData_3_addr_reg_326_pp0_iter1_reg;
        NTTData_3_addr_reg_326_pp0_iter3_reg <= NTTData_3_addr_reg_326_pp0_iter2_reg;
        NTTData_3_addr_reg_326_pp0_iter4_reg <= NTTData_3_addr_reg_326_pp0_iter3_reg;
        NTTData_3_addr_reg_326_pp0_iter5_reg <= NTTData_3_addr_reg_326_pp0_iter4_reg;
        NTTData_3_addr_reg_326_pp0_iter6_reg <= NTTData_3_addr_reg_326_pp0_iter5_reg;
        NTTData_3_addr_reg_326_pp0_iter7_reg <= NTTData_3_addr_reg_326_pp0_iter6_reg;
        NTTData_3_addr_reg_326_pp0_iter8_reg <= NTTData_3_addr_reg_326_pp0_iter7_reg;
        NTTData_3_addr_reg_326_pp0_iter9_reg <= NTTData_3_addr_reg_326_pp0_iter8_reg;
        NTTData_addr_reg_311_pp0_iter10_reg <= NTTData_addr_reg_311_pp0_iter9_reg;
        NTTData_addr_reg_311_pp0_iter11_reg <= NTTData_addr_reg_311_pp0_iter10_reg;
        NTTData_addr_reg_311_pp0_iter12_reg <= NTTData_addr_reg_311_pp0_iter11_reg;
        NTTData_addr_reg_311_pp0_iter13_reg <= NTTData_addr_reg_311_pp0_iter12_reg;
        NTTData_addr_reg_311_pp0_iter14_reg <= NTTData_addr_reg_311_pp0_iter13_reg;
        NTTData_addr_reg_311_pp0_iter15_reg <= NTTData_addr_reg_311_pp0_iter14_reg;
        NTTData_addr_reg_311_pp0_iter16_reg <= NTTData_addr_reg_311_pp0_iter15_reg;
        NTTData_addr_reg_311_pp0_iter17_reg <= NTTData_addr_reg_311_pp0_iter16_reg;
        NTTData_addr_reg_311_pp0_iter18_reg <= NTTData_addr_reg_311_pp0_iter17_reg;
        NTTData_addr_reg_311_pp0_iter19_reg <= NTTData_addr_reg_311_pp0_iter18_reg;
        NTTData_addr_reg_311_pp0_iter20_reg <= NTTData_addr_reg_311_pp0_iter19_reg;
        NTTData_addr_reg_311_pp0_iter21_reg <= NTTData_addr_reg_311_pp0_iter20_reg;
        NTTData_addr_reg_311_pp0_iter2_reg <= NTTData_addr_reg_311_pp0_iter1_reg;
        NTTData_addr_reg_311_pp0_iter3_reg <= NTTData_addr_reg_311_pp0_iter2_reg;
        NTTData_addr_reg_311_pp0_iter4_reg <= NTTData_addr_reg_311_pp0_iter3_reg;
        NTTData_addr_reg_311_pp0_iter5_reg <= NTTData_addr_reg_311_pp0_iter4_reg;
        NTTData_addr_reg_311_pp0_iter6_reg <= NTTData_addr_reg_311_pp0_iter5_reg;
        NTTData_addr_reg_311_pp0_iter7_reg <= NTTData_addr_reg_311_pp0_iter6_reg;
        NTTData_addr_reg_311_pp0_iter8_reg <= NTTData_addr_reg_311_pp0_iter7_reg;
        NTTData_addr_reg_311_pp0_iter9_reg <= NTTData_addr_reg_311_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        empty_reg_287_pp0_iter10_reg <= empty_reg_287_pp0_iter9_reg;
        empty_reg_287_pp0_iter11_reg <= empty_reg_287_pp0_iter10_reg;
        empty_reg_287_pp0_iter12_reg <= empty_reg_287_pp0_iter11_reg;
        empty_reg_287_pp0_iter13_reg <= empty_reg_287_pp0_iter12_reg;
        empty_reg_287_pp0_iter14_reg <= empty_reg_287_pp0_iter13_reg;
        empty_reg_287_pp0_iter15_reg <= empty_reg_287_pp0_iter14_reg;
        empty_reg_287_pp0_iter16_reg <= empty_reg_287_pp0_iter15_reg;
        empty_reg_287_pp0_iter17_reg <= empty_reg_287_pp0_iter16_reg;
        empty_reg_287_pp0_iter18_reg <= empty_reg_287_pp0_iter17_reg;
        empty_reg_287_pp0_iter19_reg <= empty_reg_287_pp0_iter18_reg;
        empty_reg_287_pp0_iter20_reg <= empty_reg_287_pp0_iter19_reg;
        empty_reg_287_pp0_iter21_reg <= empty_reg_287_pp0_iter20_reg;
        empty_reg_287_pp0_iter2_reg <= empty_reg_287_pp0_iter1_reg;
        empty_reg_287_pp0_iter3_reg <= empty_reg_287_pp0_iter2_reg;
        empty_reg_287_pp0_iter4_reg <= empty_reg_287_pp0_iter3_reg;
        empty_reg_287_pp0_iter5_reg <= empty_reg_287_pp0_iter4_reg;
        empty_reg_287_pp0_iter6_reg <= empty_reg_287_pp0_iter5_reg;
        empty_reg_287_pp0_iter7_reg <= empty_reg_287_pp0_iter6_reg;
        empty_reg_287_pp0_iter8_reg <= empty_reg_287_pp0_iter7_reg;
        empty_reg_287_pp0_iter9_reg <= empty_reg_287_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_1_addr_reg_321_pp0_iter1_reg <= NTTData_1_addr_reg_321;
        NTTData_2_addr_reg_316_pp0_iter1_reg <= NTTData_2_addr_reg_316;
        NTTData_3_addr_reg_326_pp0_iter1_reg <= NTTData_3_addr_reg_326;
        NTTData_addr_reg_311_pp0_iter1_reg <= NTTData_addr_reg_311;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_reg_287_pp0_iter1_reg <= empty_reg_287;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_reg_287_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_2_addr_6_ret_reg_361 <= grp_Configurable_PE_2_fu_4751_p_dout0_0;
        NTTData_3_addr_6_ret_reg_366 <= grp_Configurable_PE_2_fu_4751_p_dout0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_reg_287 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PermuteData_1_load_reg_336 <= PermuteData_1_q0;
        PermuteData_load_reg_331 <= PermuteData_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_reg_287 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PermuteData_2_load_reg_341 <= PermuteData_2_q0;
        PermuteData_3_load_reg_346 <= PermuteData_3_q0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_1_ce0 = 1'b1;
    end else begin
        NTTData_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (empty_reg_287_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_1_we0 = 1'b1;
    end else begin
        NTTData_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_2_ce0 = 1'b1;
    end else begin
        NTTData_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (empty_reg_287_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_2_we0 = 1'b1;
    end else begin
        NTTData_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_3_ce0 = 1'b1;
    end else begin
        NTTData_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (empty_reg_287_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_3_we0 = 1'b1;
    end else begin
        NTTData_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_ce0 = 1'b1;
    end else begin
        NTTData_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (empty_reg_287_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        NTTData_we0 = 1'b1;
    end else begin
        NTTData_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PermuteData_1_ce0 = 1'b1;
    end else begin
        PermuteData_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PermuteData_2_ce0 = 1'b1;
    end else begin
        PermuteData_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PermuteData_3_ce0 = 1'b1;
    end else begin
        PermuteData_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PermuteData_ce0 = 1'b1;
    end else begin
        PermuteData_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln333_fu_211_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_m = 6'd0;
    end else begin
        ap_sig_allocacmp_m = global_pair_index_fu_70;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign NTTData_1_address0 = NTTData_1_addr_reg_321_pp0_iter21_reg;

assign NTTData_1_d0 = NTTData_1_addr_6_ret_reg_356;

assign NTTData_2_address0 = NTTData_2_addr_reg_316_pp0_iter21_reg;

assign NTTData_2_d0 = NTTData_2_addr_6_ret_reg_361;

assign NTTData_3_address0 = NTTData_3_addr_reg_326_pp0_iter21_reg;

assign NTTData_3_d0 = NTTData_3_addr_6_ret_reg_366;

assign NTTData_address0 = NTTData_addr_reg_311_pp0_iter21_reg;

assign NTTData_d0 = NTTData_addr_6_ret_reg_351;

assign PermuteData_1_address0 = zext_ln336_fu_237_p1;

assign PermuteData_2_address0 = zext_ln336_fu_237_p1;

assign PermuteData_3_address0 = zext_ln336_fu_237_p1;

assign PermuteData_address0 = zext_ln336_fu_237_p1;

assign add_ln333_fu_217_p2 = (ap_sig_allocacmp_m + 6'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_fu_223_p1 = ap_sig_allocacmp_m[0:0];

assign grp_Configurable_PE_2_fu_4743_p_din1 = PermuteData_load_reg_331;

assign grp_Configurable_PE_2_fu_4743_p_din2 = PermuteData_1_load_reg_336;

assign grp_Configurable_PE_2_fu_4743_p_din3 = TwiddleFactor_4;

assign grp_Configurable_PE_2_fu_4743_p_din4 = 2'd2;

assign grp_Configurable_PE_2_fu_4743_p_din5 = 3'd3;

assign grp_Configurable_PE_2_fu_4751_p_din1 = PermuteData_2_load_reg_341;

assign grp_Configurable_PE_2_fu_4751_p_din2 = PermuteData_3_load_reg_346;

assign grp_Configurable_PE_2_fu_4751_p_din3 = TwiddleFactor_4;

assign grp_Configurable_PE_2_fu_4751_p_din4 = 2'd2;

assign grp_Configurable_PE_2_fu_4751_p_din5 = 3'd3;

assign icmp_ln333_fu_211_p2 = ((ap_sig_allocacmp_m == 6'd32) ? 1'b1 : 1'b0);

assign lshr_ln336_2_fu_227_p4 = {{ap_sig_allocacmp_m[4:1]}};

assign zext_ln336_fu_237_p1 = lshr_ln336_2_fu_227_p4;

endmodule //Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_517
