#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 11 02:31:32 2019
# Process ID: 13872
# Current directory: C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10164 C:\Users\Jon\Desktop\capstone\RISC-V-Processor\rv32i_pipelined\rv32i_pipelined.xpr
# Log file: C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/vivado.log
# Journal file: C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
close [ open C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/input_handler.vhd w ]
add_files C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/input_handler.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference input_handler input_handler_0
set_property location {13 5759 1193} [get_bd_cells input_handler_0]
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
create_bd_cell -type module -reference input_handler input_handler_1
delete_bd_objs [get_bd_cells input_handler_1]
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
regenerate_bd_layout
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
create_bd_port -dir I -from 3 -to 0 -type data btn
connect_bd_net [get_bd_ports btn] [get_bd_pins input_handler_0/btn]
create_bd_port -dir I -from 3 -to 0 -type data sw
connect_bd_net [get_bd_ports sw] [get_bd_pins input_handler_0/sw]
open_bd_design {C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd}
regenerate_bd_layout
regenerate_bd_layout
update_module_reference RV32I_pipelined_registers_0_0
connect_bd_net [get_bd_pins input_handler_0/input_regout] [get_bd_pins registers_0/input_regout]
delete_bd_objs [get_bd_nets btn_0_1]
delete_bd_objs [get_bd_ports btn3]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets debounce_0_dbnc] [get_bd_cells debounce_0]
update_compile_order -fileset sources_1
save_bd_design
set_property location {1 233 837} [get_bd_cells input_handler_0]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
update_module_reference RV32I_pipelined_registers_0_0
update_module_reference {RV32I_pipelined_input_handler_0_0 RV32I_pipelined_input_handler_1_0}
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins input_handler_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
update_module_reference {RV32I_pipelined_input_handler_1_0 RV32I_pipelined_input_handler_0_0}
close [ open C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/clock_div_programmable.vhd w ]
add_files C:/Users/Jon/Desktop/capstone/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/new/clock_div_programmable.vhd
update_compile_order -fileset sources_1
update_module_reference {RV32I_pipelined_input_handler_0_0 RV32I_pipelined_input_handler_1_0}
