Time resolution is 1 ps
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 4515 ns  Iteration: 3  Process: /AXI_SpaceWire_IP_v1_0_tb/dut/AXI_SpaceWire_IP_v1_0_S01_AXI_RX_inst/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 4515 ns
Note: Start AXI4 Full Write...
Time: 5025 ns  Iteration: 0  Process: /AXI_SpaceWire_IP_v1_0_tb/stimulus_TX  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/AXI_SpaceWire_IP_v1_0_tb.vhd
Note: i is 0
Time: 5130 ns  Iteration: 0  Process: /AXI_SpaceWire_IP_v1_0_tb/stimulus_TX  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/AXI_SpaceWire_IP_v1_0_tb.vhd
Note: i is 1
Time: 5160 ns  Iteration: 0  Process: /AXI_SpaceWire_IP_v1_0_tb/stimulus_TX  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/AXI_SpaceWire_IP_v1_0_tb.vhd
Note: i is 2
Time: 5190 ns  Iteration: 0  Process: /AXI_SpaceWire_IP_v1_0_tb/stimulus_TX  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/AXI_SpaceWire_IP_v1_0_tb.vhd
Note: i is 3
Time: 5220 ns  Iteration: 0  Process: /AXI_SpaceWire_IP_v1_0_tb/stimulus_TX  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/AXI_SpaceWire_IP_v1_0_tb.vhd
Note: AXI4 Full Write Done!
Time: 5250 ns  Iteration: 0  Process: /AXI_SpaceWire_IP_v1_0_tb/stimulus_TX  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/AXI_SpaceWire_IP_v1_0_tb.vhd
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 9045 ns  Iteration: 3  Process: /AXI_SpaceWire_IP_v1_0_tb/dut/AXI_SpaceWire_IP_v1_0_S01_AXI_RX_inst/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 9045 ns
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 13575 ns  Iteration: 3  Process: /AXI_SpaceWire_IP_v1_0_tb/dut/AXI_SpaceWire_IP_v1_0_S01_AXI_RX_inst/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 13575 ns
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 18105 ns  Iteration: 3  Process: /AXI_SpaceWire_IP_v1_0_tb/dut/AXI_SpaceWire_IP_v1_0_S01_AXI_RX_inst/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 18105 ns
Note: 011110000
Time: 22375 ns  Iteration: 0  Process: /AXI_SpaceWire_IP_v1_0_tb/dut/AXI_SpaceWire_IP_v1_0_S01_AXI_RX_inst/spwwrapper_experimental  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/AXI_SpaceWire_IP_1.0/hdl/AXI_SpaceWire_IP_v1_0_S01_AXI_RX.vhd
Note: 011111111
Time: 22515 ns  Iteration: 0  Process: /AXI_SpaceWire_IP_v1_0_tb/dut/AXI_SpaceWire_IP_v1_0_S01_AXI_RX_inst/spwwrapper_experimental  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/AXI_SpaceWire_IP_1.0/hdl/AXI_SpaceWire_IP_v1_0_S01_AXI_RX.vhd
Note: 000001111
Time: 22615 ns  Iteration: 0  Process: /AXI_SpaceWire_IP_v1_0_tb/dut/AXI_SpaceWire_IP_v1_0_S01_AXI_RX_inst/spwwrapper_experimental  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/AXI_SpaceWire_IP_1.0/hdl/AXI_SpaceWire_IP_v1_0_S01_AXI_RX.vhd
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 22635 ns  Iteration: 3  Process: /AXI_SpaceWire_IP_v1_0_tb/dut/AXI_SpaceWire_IP_v1_0_S01_AXI_RX_inst/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 22635 ns
Note: 100000000
Time: 22655 ns  Iteration: 0  Process: /AXI_SpaceWire_IP_v1_0_tb/dut/AXI_SpaceWire_IP_v1_0_S01_AXI_RX_inst/spwwrapper_experimental  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/AXI_SpaceWire_IP_1.0/hdl/AXI_SpaceWire_IP_v1_0_S01_AXI_RX.vhd
Note: Start AXI4 Full Read...
Time: 25065 ns  Iteration: 0  Process: /AXI_SpaceWire_IP_v1_0_tb/stimulus_RX  File: /home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/AXI_SpaceWire_IP_v1_0_tb.vhd
Failure: DRC Error : The attribute ALMOST_FULL_OFFSET on FIFO18E1 is set to 2040. It must be set to a value smaller than (FIFO_DEPTH - ((roundup (4 * (WRCLK frequency / RDCLK frequency))) + 6)) when FIFO18E1 has different frequencies for RDCLK and WRCLK.
Time: 27165 ns  Iteration: 3  Process: /AXI_SpaceWire_IP_v1_0_tb/dut/AXI_SpaceWire_IP_v1_0_S01_AXI_RX_inst/FIFO_DUALCLOCK_MACRO_inst_TX/bl/fifo_18_inst_bl/fifo_18_bl/FIFO18E1_inst/prcs_check_almost_rdclk  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/FIFO18E1.vhd
$finish called at time : 27165 ns
