// Seed: 2666033444
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output wand id_2
);
  wire id_4, id_5;
  id_6(
      1
  );
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    input tri id_3,
    input tri id_4,
    output tri0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output supply0 id_9,
    output supply0 id_10,
    output wor id_11,
    input wire id_12,
    input supply1 id_13,
    output wor id_14
);
  reg id_16, id_17, id_18;
  id_19(
      id_17
  );
  wire id_20;
  assign (strong1, strong0) id_18 = 1'b0;
  module_0(
      id_5, id_1, id_11
  );
  always begin
    id_9 = 1;
  end
  wire id_21;
  always id_17 <= 1;
endmodule
