 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MatrixMultiplier
Version: T-2022.03-SP4
Date   : Wed Apr 17 19:28:10 2024
****************************************

Operating Conditions: PVT_0P9V_125C   Library: slow_vdd1v0
Wire Load Model Mode: top

  Startpoint: result2_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result2_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  result2_reg_reg[14]/CK (DFFRHQX1)      0.0000     0.0000 r
  result2_reg_reg[14]/Q (DFFRHQX1)       0.2029     0.2029 f
  U6405/Y (INVX1)                        0.0544     0.2573 r
  U3314/Y (MXI2X1)                       0.1077     0.3650 f
  result2_reg_reg[14]/D (DFFRHQX1)       0.0000     0.3650 f
  data arrival time                                 0.3650

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  result2_reg_reg[14]/CK (DFFRHQX1)      0.0000     0.0500 r
  library hold time                     -0.0068     0.0432
  data required time                                0.0432
  -----------------------------------------------------------
  data required time                                0.0432
  data arrival time                                -0.3650
  -----------------------------------------------------------
  slack (MET)                                       0.3218


1
