// Seed: 2236660639
module module_0 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(id_3 or posedge 1) begin : LABEL_0
    begin : LABEL_0
      if (1) assert (id_7);
    end
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1
    , id_8,
    input wand id_2,
    input tri id_3,
    output wor id_4,
    input tri1 id_5,
    output supply1 id_6
);
  assign id_4 = (id_2);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
