{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649702296502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649702296502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 14:38:16 2022 " "Processing started: Mon Apr 11 14:38:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649702296502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702296502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702296502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649702296950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649702296950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702306823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306823 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgaSync.v(20) " "Verilog HDL information at vgaSync.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649702306826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 2 2 " "Found 2 design units, including 2 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaSync " "Found entity 1: vgaSync" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702306827 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkdiv25 " "Found entity 2: clkdiv25" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702306827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702306830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file ssdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSDriver " "Found entity 1: SSDriver" {  } { { "SSDriver.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/SSDriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702306831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "space.v 1 1 " "Found 1 design units, including 1 entities, in source file space.v" { { "Info" "ISGN_ENTITY_NAME" "1 space " "Found entity 1: space" {  } { { "space.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/space.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702306833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702306835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306835 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(37) " "Verilog HDL information at game.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649702306836 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(48) " "Verilog HDL information at game.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649702306836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 2 2 " "Found 2 design units, including 2 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702306836 ""} { "Info" "ISGN_ENTITY_NAME" "2 msclock " "Found entity 2: msclock" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702306836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649702306883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top.v(16) " "Verilog HDL assignment warning at top.v(16): truncated value with size 8 to match size of target (7)" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649702306884 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top.v(17) " "Verilog HDL assignment warning at top.v(17): truncated value with size 8 to match size of target (7)" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649702306884 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top.v(18) " "Verilog HDL assignment warning at top.v(18): truncated value with size 8 to match size of target (7)" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649702306884 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top.v(19) " "Verilog HDL assignment warning at top.v(19): truncated value with size 8 to match size of target (7)" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649702306884 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaSync vgaSync:vs1 " "Elaborating entity \"vgaSync\" for hierarchy \"vgaSync:vs1\"" {  } { { "top.v" "vs1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649702306885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv25 vgaSync:vs1\|clkdiv25:cd0 " "Elaborating entity \"clkdiv25\" for hierarchy \"vgaSync:vs1\|clkdiv25:cd0\"" {  } { { "vgaSync.v" "cd0" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649702306886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:g1 " "Elaborating entity \"game\" for hierarchy \"game:g1\"" {  } { { "top.v" "g1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649702306887 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "render game.v(40) " "Verilog HDL Always Construct warning at game.v(40): variable \"render\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modes game.v(41) " "Verilog HDL Always Construct warning at game.v(41): variable \"modes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curr_lx game.v(37) " "Verilog HDL Always Construct warning at game.v(37): inferring latch(es) for variable \"curr_lx\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curr_ly game.v(37) " "Verilog HDL Always Construct warning at game.v(37): inferring latch(es) for variable \"curr_ly\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game.v(73) " "Verilog HDL assignment warning at game.v(73): truncated value with size 32 to match size of target (4)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[0\] game.v(37) " "Inferred latch for \"curr_ly\[0\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[1\] game.v(37) " "Inferred latch for \"curr_ly\[1\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[2\] game.v(37) " "Inferred latch for \"curr_ly\[2\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[3\] game.v(37) " "Inferred latch for \"curr_ly\[3\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[4\] game.v(37) " "Inferred latch for \"curr_ly\[4\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[5\] game.v(37) " "Inferred latch for \"curr_ly\[5\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[6\] game.v(37) " "Inferred latch for \"curr_ly\[6\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[7\] game.v(37) " "Inferred latch for \"curr_ly\[7\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[8\] game.v(37) " "Inferred latch for \"curr_ly\[8\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[9\] game.v(37) " "Inferred latch for \"curr_ly\[9\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[0\] game.v(37) " "Inferred latch for \"curr_lx\[0\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[1\] game.v(37) " "Inferred latch for \"curr_lx\[1\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[2\] game.v(37) " "Inferred latch for \"curr_lx\[2\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[3\] game.v(37) " "Inferred latch for \"curr_lx\[3\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[4\] game.v(37) " "Inferred latch for \"curr_lx\[4\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[5\] game.v(37) " "Inferred latch for \"curr_lx\[5\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[6\] game.v(37) " "Inferred latch for \"curr_lx\[6\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[7\] game.v(37) " "Inferred latch for \"curr_lx\[7\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[8\] game.v(37) " "Inferred latch for \"curr_lx\[8\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306890 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[9\] game.v(37) " "Inferred latch for \"curr_lx\[9\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702306891 "|top|game:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msclock game:g1\|msclock:cl1 " "Elaborating entity \"msclock\" for hierarchy \"game:g1\|msclock:cl1\"" {  } { { "game.v" "cl1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649702306891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "space game:g1\|space:sq1 " "Elaborating entity \"space\" for hierarchy \"game:g1\|space:sq1\"" {  } { { "game.v" "sq1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649702306892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSDriver SSDriver:ssdd0 " "Elaborating entity \"SSDriver\" for hierarchy \"SSDriver:ssdd0\"" {  } { { "top.v" "ssdd0" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649702306895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renderer renderer:r1 " "Elaborating entity \"renderer\" for hierarchy \"renderer:r1\"" {  } { { "top.v" "r1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649702306896 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blanking renderer.v(8) " "Verilog HDL Always Construct warning at renderer.v(8): variable \"blanking\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649702306897 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "render renderer.v(9) " "Verilog HDL Always Construct warning at renderer.v(9): variable \"render\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649702306897 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(10) " "Verilog HDL Always Construct warning at renderer.v(10): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649702306897 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x_sprite renderer.v(12) " "Verilog HDL Always Construct warning at renderer.v(12): variable \"x_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649702306897 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(23) " "Verilog HDL Always Construct warning at renderer.v(23): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649702306897 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o_sprite renderer.v(25) " "Verilog HDL Always Construct warning at renderer.v(25): variable \"o_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649702306898 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "highlight renderer.v(44) " "Verilog HDL Always Construct warning at renderer.v(44): variable \"highlight\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649702306898 "|top|renderer:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_rom renderer:r1\|sprite_rom:sp1 " "Elaborating entity \"sprite_rom\" for hierarchy \"renderer:r1\|sprite_rom:sp1\"" {  } { { "renderer.v" "sp1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649702306898 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 sprite_rom.v(7) " "Net \"memory.data_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649702306901 "|top|renderer:r1|sprite_rom:sp1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 sprite_rom.v(7) " "Net \"memory.waddr_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649702306901 "|top|renderer:r1|sprite_rom:sp1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 sprite_rom.v(7) " "Net \"memory.we_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649702306901 "|top|renderer:r1|sprite_rom:sp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_rom renderer:r1\|sprite_rom:sp2 " "Elaborating entity \"sprite_rom\" for hierarchy \"renderer:r1\|sprite_rom:sp2\"" {  } { { "renderer.v" "sp2" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649702306909 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 sprite_rom.v(7) " "Net \"memory.data_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649702306913 "|top|renderer:r1|sprite_rom:sp2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 sprite_rom.v(7) " "Net \"memory.waddr_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649702306913 "|top|renderer:r1|sprite_rom:sp2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 sprite_rom.v(7) " "Net \"memory.we_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649702306913 "|top|renderer:r1|sprite_rom:sp2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "renderer:r1\|sprite_rom:sp1\|memory " "RAM logic \"renderer:r1\|sprite_rom:sp1\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "sprite_rom.v" "memory" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1649702307188 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "renderer:r1\|sprite_rom:sp2\|memory " "RAM logic \"renderer:r1\|sprite_rom:sp2\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "sprite_rom.v" "memory" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1649702307188 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1649702307188 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649702307479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[3\] " "Latch game:g1\|curr_lx\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[3\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[3\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649702307485 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649702307485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[4\] " "Latch game:g1\|curr_lx\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[4\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[4\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649702307485 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649702307485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[5\] " "Latch game:g1\|curr_lx\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[5\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[5\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649702307486 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649702307486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[6\] " "Latch game:g1\|curr_lx\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[6\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[6\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649702307486 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649702307486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[7\] " "Latch game:g1\|curr_lx\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[7\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[7\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649702307486 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649702307486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_ly\[3\] " "Latch game:g1\|curr_ly\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|vcounter\[3\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|vcounter\[3\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649702307486 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649702307486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[8\] " "Latch game:g1\|curr_lx\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[8\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[8\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649702307486 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649702307486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_ly\[4\] " "Latch game:g1\|curr_ly\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|vcounter\[4\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|vcounter\[4\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649702307486 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649702307486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_ly\[6\] " "Latch game:g1\|curr_ly\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|vcounter\[6\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|vcounter\[6\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649702307486 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649702307486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[9\] " "Latch game:g1\|curr_lx\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game:g1\|space:sq9\|xyin " "Ports D and ENA on the latch are fed by the same signal game:g1\|space:sq9\|xyin" {  } { { "space.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/space.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649702307486 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649702307486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_ly\[5\] " "Latch game:g1\|curr_ly\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|vcounter\[5\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|vcounter\[5\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649702307486 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649702307486 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 58 -1 0 } } { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 4 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649702307487 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649702307487 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[0\] VCC " "Pin \"ssd1\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649702307625 "|top|ssd1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[1\] VCC " "Pin \"ssd1\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649702307625 "|top|ssd1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[5\] VCC " "Pin \"ssd1\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649702307625 "|top|ssd1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[6\] VCC " "Pin \"ssd1\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649702307625 "|top|ssd1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[5\] VCC " "Pin \"ssd2\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649702307625 "|top|ssd2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[6\] VCC " "Pin \"ssd2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649702307625 "|top|ssd2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[0\] VCC " "Pin \"ssd3\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649702307625 "|top|ssd3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[3\] VCC " "Pin \"ssd3\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649702307625 "|top|ssd3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[4\] VCC " "Pin \"ssd3\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649702307625 "|top|ssd3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[5\] VCC " "Pin \"ssd3\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649702307625 "|top|ssd3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4\[5\] VCC " "Pin \"ssd4\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649702307625 "|top|ssd4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649702307625 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649702307699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702308846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649702308958 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649702308958 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "372 " "Implemented 372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649702309008 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649702309008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "311 " "Implemented 311 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649702309008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649702309008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649702309033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 14:38:29 2022 " "Processing ended: Mon Apr 11 14:38:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649702309033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649702309033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649702309033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649702309033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649702310316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649702310316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 14:38:29 2022 " "Processing started: Mon Apr 11 14:38:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649702310316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649702310316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649702310317 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649702310428 ""}
{ "Info" "0" "" "Project  = project" {  } {  } 0 0 "Project  = project" 0 0 "Fitter" 0 0 1649702310429 ""}
{ "Info" "0" "" "Revision = project" {  } {  } 0 0 "Revision = project" 0 0 "Fitter" 0 0 1649702310429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649702310534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649702310535 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649702310549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649702310591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649702310591 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649702310788 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649702310797 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649702310959 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649702310962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649702310962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649702310962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649702310962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649702310962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649702310962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649702310962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649702310962 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649702310962 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649702310962 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649702310962 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649702310962 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649702310962 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649702310963 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1649702311772 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649702311773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649702311774 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649702311780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649702311781 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649702311781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311808 ""}  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|msclock:cl1\|cout  " "Automatically promoted node game:g1\|msclock:cl1\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "game:g1\|msclock:cl1\|cout~0 " "Destination node game:g1\|msclock:cl1\|cout~0" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649702311808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649702311808 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|curr_lx\[9\]~1  " "Automatically promoted node game:g1\|curr_lx\[9\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311808 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vgaSync:vs1\|clkdiv25:cd0\|cout  " "Automatically promoted node vgaSync:vs1\|clkdiv25:cd0\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaSync:vs1\|vcounter\[0\] " "Destination node vgaSync:vs1\|vcounter\[0\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaSync:vs1\|vcounter\[1\] " "Destination node vgaSync:vs1\|vcounter\[1\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaSync:vs1\|vcounter\[2\] " "Destination node vgaSync:vs1\|vcounter\[2\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaSync:vs1\|vcounter\[3\] " "Destination node vgaSync:vs1\|vcounter\[3\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaSync:vs1\|vcounter\[4\] " "Destination node vgaSync:vs1\|vcounter\[4\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaSync:vs1\|vcounter\[5\] " "Destination node vgaSync:vs1\|vcounter\[5\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaSync:vs1\|vcounter\[6\] " "Destination node vgaSync:vs1\|vcounter\[6\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaSync:vs1\|vcounter\[7\] " "Destination node vgaSync:vs1\|vcounter\[7\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaSync:vs1\|vcounter\[8\] " "Destination node vgaSync:vs1\|vcounter\[8\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vgaSync:vs1\|vcounter\[9\] " "Destination node vgaSync:vs1\|vcounter\[9\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649702311808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1649702311808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649702311808 ""}  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[0\]  " "Automatically promoted node game:g1\|change\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311809 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[1\]  " "Automatically promoted node game:g1\|change\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311809 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[2\]  " "Automatically promoted node game:g1\|change\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311809 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[3\]  " "Automatically promoted node game:g1\|change\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311809 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[4\]  " "Automatically promoted node game:g1\|change\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311809 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[5\]  " "Automatically promoted node game:g1\|change\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311810 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[6\]  " "Automatically promoted node game:g1\|change\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311810 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[7\]  " "Automatically promoted node game:g1\|change\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311810 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:g1\|change\[8\]  " "Automatically promoted node game:g1\|change\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649702311810 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649702311810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649702312262 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649702312263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649702312263 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649702312264 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649702312265 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649702312265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649702312265 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649702312266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649702312296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649702312297 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649702312297 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649702312426 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649702312430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649702314111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649702314237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649702314262 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649702316435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649702316435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649702317054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/liude/projects/Git/Verilog-TicTacToe/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649702318847 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649702318847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649702320858 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649702320858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649702320863 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649702321058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649702321067 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1649702321067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649702321531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649702321532 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1649702321532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649702322010 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649702322570 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1649702322887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.fit.smsg " "Generated suppressed messages file C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649702322964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5671 " "Peak virtual memory: 5671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649702323350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 14:38:43 2022 " "Processing ended: Mon Apr 11 14:38:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649702323350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649702323350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649702323350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649702323350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649702324454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649702324454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 14:38:44 2022 " "Processing started: Mon Apr 11 14:38:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649702324454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649702324454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649702324454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649702324783 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1649702326591 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649702326729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649702327707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 14:38:47 2022 " "Processing ended: Mon Apr 11 14:38:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649702327707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649702327707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649702327707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649702327707 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649702328423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649702329057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649702329058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 14:38:48 2022 " "Processing started: Mon Apr 11 14:38:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649702329058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649702329058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c project " "Command: quartus_sta project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649702329058 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649702329178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649702329394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649702329395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702329436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702329436 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1649702329689 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649702329712 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702329712 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vgaSync:vs1\|clkdiv25:cd0\|cout vgaSync:vs1\|clkdiv25:cd0\|cout " "create_clock -period 1.000 -name vgaSync:vs1\|clkdiv25:cd0\|cout vgaSync:vs1\|clkdiv25:cd0\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vgaSync:vs1\|hcounter\[0\] vgaSync:vs1\|hcounter\[0\] " "create_clock -period 1.000 -name vgaSync:vs1\|hcounter\[0\] vgaSync:vs1\|hcounter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|msclock:cl1\|cout game:g1\|msclock:cl1\|cout " "create_clock -period 1.000 -name game:g1\|msclock:cl1\|cout game:g1\|msclock:cl1\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[2\] game:g1\|change\[2\] " "create_clock -period 1.000 -name game:g1\|change\[2\] game:g1\|change\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[4\] game:g1\|change\[4\] " "create_clock -period 1.000 -name game:g1\|change\[4\] game:g1\|change\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[7\] game:g1\|change\[7\] " "create_clock -period 1.000 -name game:g1\|change\[7\] game:g1\|change\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[5\] game:g1\|change\[5\] " "create_clock -period 1.000 -name game:g1\|change\[5\] game:g1\|change\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[6\] game:g1\|change\[6\] " "create_clock -period 1.000 -name game:g1\|change\[6\] game:g1\|change\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[0\] game:g1\|change\[0\] " "create_clock -period 1.000 -name game:g1\|change\[0\] game:g1\|change\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[1\] game:g1\|change\[1\] " "create_clock -period 1.000 -name game:g1\|change\[1\] game:g1\|change\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[8\] game:g1\|change\[8\] " "create_clock -period 1.000 -name game:g1\|change\[8\] game:g1\|change\[8\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:g1\|change\[3\] game:g1\|change\[3\] " "create_clock -period 1.000 -name game:g1\|change\[3\] game:g1\|change\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649702329714 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649702329714 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649702329718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649702329726 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649702329727 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649702329737 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1649702329746 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649702329753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.908 " "Worst-case setup slack is -6.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.908             -62.209 vgaSync:vs1\|hcounter\[0\]  " "   -6.908             -62.209 vgaSync:vs1\|hcounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.446             -64.737 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -4.446             -64.737 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.124             -83.311 clk  " "   -4.124             -83.311 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.332             -53.308 game:g1\|msclock:cl1\|cout  " "   -3.332             -53.308 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -0.973 game:g1\|change\[3\]  " "   -0.508              -0.973 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237              -0.291 game:g1\|change\[0\]  " "   -0.237              -0.291 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -0.276 game:g1\|change\[5\]  " "   -0.166              -0.276 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.282 game:g1\|change\[6\]  " "   -0.149              -0.282 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -0.188 game:g1\|change\[1\]  " "   -0.111              -0.188 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -0.163 game:g1\|change\[7\]  " "   -0.110              -0.163 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.107 game:g1\|change\[8\]  " "   -0.086              -0.107 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.121 game:g1\|change\[2\]  " "   -0.083              -0.121 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 game:g1\|change\[4\]  " "    0.024               0.000 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702329757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.007 " "Worst-case hold slack is 0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 vgaSync:vs1\|hcounter\[0\]  " "    0.007               0.000 vgaSync:vs1\|hcounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 game:g1\|change\[4\]  " "    0.326               0.000 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 game:g1\|msclock:cl1\|cout  " "    0.331               0.000 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 game:g1\|change\[8\]  " "    0.408               0.000 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 game:g1\|change\[0\]  " "    0.428               0.000 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 game:g1\|change\[2\]  " "    0.433               0.000 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 game:g1\|change\[7\]  " "    0.443               0.000 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 game:g1\|change\[1\]  " "    0.455               0.000 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 game:g1\|change\[5\]  " "    0.504               0.000 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 game:g1\|change\[6\]  " "    0.506               0.000 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 clk  " "    0.547               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout  " "    0.559               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.855               0.000 game:g1\|change\[3\]  " "    0.855               0.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702329764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649702329769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649702329772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.548 clk  " "   -3.000             -44.548 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388             -67.646 vgaSync:vs1\|hcounter\[0\]  " "   -1.388             -67.646 vgaSync:vs1\|hcounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -28.106 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -1.222             -28.106 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -23.218 game:g1\|msclock:cl1\|cout  " "   -1.222             -23.218 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[0\]  " "   -1.222              -2.444 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[1\]  " "   -1.222              -2.444 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[2\]  " "   -1.222              -2.444 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[3\]  " "   -1.222              -2.444 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[4\]  " "   -1.222              -2.444 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[5\]  " "   -1.222              -2.444 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[6\]  " "   -1.222              -2.444 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[7\]  " "   -1.222              -2.444 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[8\]  " "   -1.222              -2.444 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702329779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702329779 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649702329795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649702329820 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1649702329820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649702330424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649702330495 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649702330511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.232 " "Worst-case setup slack is -6.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.232             -56.389 vgaSync:vs1\|hcounter\[0\]  " "   -6.232             -56.389 vgaSync:vs1\|hcounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.949             -57.326 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -3.949             -57.326 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.668             -74.296 clk  " "   -3.668             -74.296 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.938             -47.273 game:g1\|msclock:cl1\|cout  " "   -2.938             -47.273 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -0.712 game:g1\|change\[3\]  " "   -0.374              -0.712 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140              -0.140 game:g1\|change\[0\]  " "   -0.140              -0.140 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.089 game:g1\|change\[5\]  " "   -0.070              -0.089 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.085 game:g1\|change\[6\]  " "   -0.052              -0.085 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.022 game:g1\|change\[7\]  " "   -0.022              -0.022 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.016 game:g1\|change\[1\]  " "   -0.016              -0.016 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 game:g1\|change\[2\]  " "    0.012               0.000 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 game:g1\|change\[8\]  " "    0.012               0.000 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 game:g1\|change\[4\]  " "    0.109               0.000 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702330513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 vgaSync:vs1\|hcounter\[0\]  " "    0.079               0.000 vgaSync:vs1\|hcounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 game:g1\|msclock:cl1\|cout  " "    0.300               0.000 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 game:g1\|change\[4\]  " "    0.308               0.000 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 game:g1\|change\[8\]  " "    0.376               0.000 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 game:g1\|change\[2\]  " "    0.397               0.000 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 game:g1\|change\[0\]  " "    0.418               0.000 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 game:g1\|change\[7\]  " "    0.418               0.000 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 game:g1\|change\[1\]  " "    0.438               0.000 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 game:g1\|change\[5\]  " "    0.466               0.000 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 game:g1\|change\[6\]  " "    0.477               0.000 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 clk  " "    0.502               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout  " "    0.514               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782               0.000 game:g1\|change\[3\]  " "    0.782               0.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702330522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649702330528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649702330532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.548 clk  " "   -3.000             -44.548 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.255             -59.556 vgaSync:vs1\|hcounter\[0\]  " "   -1.255             -59.556 vgaSync:vs1\|hcounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -28.106 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -1.222             -28.106 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -23.218 game:g1\|msclock:cl1\|cout  " "   -1.222             -23.218 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[0\]  " "   -1.222              -2.444 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[1\]  " "   -1.222              -2.444 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[2\]  " "   -1.222              -2.444 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[3\]  " "   -1.222              -2.444 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[4\]  " "   -1.222              -2.444 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[5\]  " "   -1.222              -2.444 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[6\]  " "   -1.222              -2.444 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[7\]  " "   -1.222              -2.444 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 game:g1\|change\[8\]  " "   -1.222              -2.444 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702330537 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649702330558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649702330713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649702330720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.120 " "Worst-case setup slack is -3.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120             -28.030 vgaSync:vs1\|hcounter\[0\]  " "   -3.120             -28.030 vgaSync:vs1\|hcounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662             -19.102 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -1.662             -19.102 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.521             -21.684 clk  " "   -1.521             -21.684 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077             -15.771 game:g1\|msclock:cl1\|cout  " "   -1.077             -15.771 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 game:g1\|change\[3\]  " "    0.279               0.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 game:g1\|change\[0\]  " "    0.420               0.000 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 game:g1\|change\[6\]  " "    0.451               0.000 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 game:g1\|change\[5\]  " "    0.453               0.000 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 game:g1\|change\[1\]  " "    0.460               0.000 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 game:g1\|change\[7\]  " "    0.478               0.000 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 game:g1\|change\[8\]  " "    0.481               0.000 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 game:g1\|change\[2\]  " "    0.484               0.000 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 game:g1\|change\[4\]  " "    0.500               0.000 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702330723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 vgaSync:vs1\|hcounter\[0\]  " "    0.097               0.000 vgaSync:vs1\|hcounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 game:g1\|change\[4\]  " "    0.143               0.000 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 game:g1\|msclock:cl1\|cout  " "    0.152               0.000 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 game:g1\|change\[8\]  " "    0.155               0.000 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 game:g1\|change\[2\]  " "    0.159               0.000 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 game:g1\|change\[0\]  " "    0.169               0.000 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 game:g1\|change\[7\]  " "    0.174               0.000 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 game:g1\|change\[6\]  " "    0.195               0.000 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 game:g1\|change\[1\]  " "    0.198               0.000 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 game:g1\|change\[5\]  " "    0.200               0.000 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clk  " "    0.246               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout  " "    0.253               0.000 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 game:g1\|change\[3\]  " "    0.365               0.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702330732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649702330737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649702330741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.973 clk  " "   -3.000             -37.973 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 vgaSync:vs1\|clkdiv25:cd0\|cout  " "   -1.000             -23.000 vgaSync:vs1\|clkdiv25:cd0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 game:g1\|msclock:cl1\|cout  " "   -1.000             -19.000 game:g1\|msclock:cl1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[0\]  " "   -1.000              -2.000 game:g1\|change\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[1\]  " "   -1.000              -2.000 game:g1\|change\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[2\]  " "   -1.000              -2.000 game:g1\|change\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[3\]  " "   -1.000              -2.000 game:g1\|change\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[4\]  " "   -1.000              -2.000 game:g1\|change\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[5\]  " "   -1.000              -2.000 game:g1\|change\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[6\]  " "   -1.000              -2.000 game:g1\|change\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[7\]  " "   -1.000              -2.000 game:g1\|change\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 game:g1\|change\[8\]  " "   -1.000              -2.000 game:g1\|change\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414             -16.333 vgaSync:vs1\|hcounter\[0\]  " "   -0.414             -16.333 vgaSync:vs1\|hcounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649702330746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649702330746 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649702331832 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649702331835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649702332025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 14:38:52 2022 " "Processing ended: Mon Apr 11 14:38:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649702332025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649702332025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649702332025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649702332025 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus Prime Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649702332737 ""}
