
*** Running vivado
    with args -log AND_LG.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source AND_LG.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source AND_LG.tcl -notrace
Command: link_design -top AND_LG -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.srcs/sources_1/ip/clk_aux/clk_aux.dcp' for cell 'clk_94_9'
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.srcs/sources_1/ip/clk_aux/clk_aux_board.xdc] for cell 'clk_94_9/inst'
Finished Parsing XDC File [c:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.srcs/sources_1/ip/clk_aux/clk_aux_board.xdc] for cell 'clk_94_9/inst'
Parsing XDC File [c:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.srcs/sources_1/ip/clk_aux/clk_aux.xdc] for cell 'clk_94_9/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.srcs/sources_1/ip/clk_aux/clk_aux.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.srcs/sources_1/ip/clk_aux/clk_aux.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1221.961 ; gain = 511.074
Finished Parsing XDC File [c:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.srcs/sources_1/ip/clk_aux/clk_aux.xdc] for cell 'clk_94_9/inst'
Parsing XDC File [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.srcs/constrs_1/imports/Codigo_final/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.srcs/constrs_1/imports/Codigo_final/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1221.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1221.961 ; gain = 856.113
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1221.961 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 20fc09782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1237.160 ; gain = 15.199

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20fc09782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1322.047 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20fc09782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1322.047 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 242d6e8c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1322.047 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_94_9/inst/clk_out1_clk_aux_BUFG_inst to drive 0 load(s) on clock net clk_94_9/inst/clk_out1_clk_aux_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1f8b40b0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1322.047 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d3a4cef9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1322.047 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18734893c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1322.047 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1322.047 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22e8634fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1322.047 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22e8634fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1322.047 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22e8634fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1322.047 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1322.047 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22e8634fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1322.047 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1322.047 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1322.047 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1322.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.runs/impl_1/AND_LG_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AND_LG_drc_opted.rpt -pb AND_LG_drc_opted.pb -rpx AND_LG_drc_opted.rpx
Command: report_drc -file AND_LG_drc_opted.rpt -pb AND_LG_drc_opted.pb -rpx AND_LG_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.runs/impl_1/AND_LG_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1322.047 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 140abaa1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1322.047 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1322.047 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17c6c78d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1322.047 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 259c6bdfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 259c6bdfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.129 ; gain = 4.082
Phase 1 Placer Initialization | Checksum: 259c6bdfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 241a2a1f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell A/gen_stage_mux[1].MUX_X/p_trans. 16 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1326.129 ; gain = 0.000
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1326.129 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           16  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           16  |              0  |                     1  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c7c78c19

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.129 ; gain = 4.082
Phase 2 Global Placement | Checksum: 1dbbe4f80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dbbe4f80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 200745e6a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1813fcbd8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 185cf29c1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ee0066e7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 169d7683c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 219049b7a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20f0c3d81

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e10f8267

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.129 ; gain = 4.082
Phase 3 Detail Placement | Checksum: 1e10f8267

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.129 ; gain = 4.082

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17f92aef8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 17f92aef8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1328.113 ; gain = 6.066
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.829. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13d450709

Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1328.113 ; gain = 6.066
Phase 4.1 Post Commit Optimization | Checksum: 13d450709

Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1328.113 ; gain = 6.066

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13d450709

Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1328.113 ; gain = 6.066

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13d450709

Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1328.113 ; gain = 6.066

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.113 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 14678e972

Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1328.113 ; gain = 6.066
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14678e972

Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1328.113 ; gain = 6.066
Ending Placer Task | Checksum: 103714944

Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1328.113 ; gain = 6.066
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1328.113 ; gain = 6.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1328.113 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1335.594 ; gain = 7.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.594 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.runs/impl_1/AND_LG_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file AND_LG_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1335.594 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file AND_LG_utilization_placed.rpt -pb AND_LG_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file AND_LG_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1335.594 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1341.402 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.829 | TNS=-17.765 |
Phase 1 Physical Synthesis Initialization | Checksum: e430ce36

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1341.438 ; gain = 0.035
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.829 | TNS=-17.765 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: e430ce36

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1341.438 ; gain = 0.035

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 61 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/e_reg[0][17]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3.  Did not re-place instance A/e_reg[0][16]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][9]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][10]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][13]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][14]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][15]_i_2
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[0].  Did not re-place instance A/d_reg_reg[0][0]
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_0.  Did not re-place instance A/e_reg[0][1]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/e_reg[0][2]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/e_reg[0][3]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_0.  Did not re-place instance A/e_reg[0][4]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_1.  Did not re-place instance A/e_reg[0][8]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2.  Did not re-place instance A/e_reg[0][12]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][5]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][6]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][7]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][11]_i_2
INFO: [Physopt 32-662] Processed net A/e_reg[0][18]_i_1_n_0.  Did not re-place instance A/e_reg[0][18]_i_1
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/e_reg[0][18]_i_2
INFO: [Physopt 32-662] Processed net A/e_reg_reg[0]__0[18].  Did not re-place instance A/e_reg_reg[0][18]
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[0].  Did not re-place instance A/d_reg_reg[1][0]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[0].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][0]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[18].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[0].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_15
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[18].  Did not re-place instance A/d_reg_reg[0][18]
INFO: [Physopt 32-662] Processed net d_reg_reg[1][18]_i_2_n_0.  Did not re-place instance d_reg_reg[1][18]_i_2
INFO: [Physopt 32-663] Processed net A/d_reg_reg[1]__0[1].  Re-placed instance A/d_reg_reg[1][1]
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1].  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_3
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[17].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_1
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[17].  Did not re-place instance A/d_reg_reg[0][17]
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][0].  Did not re-place instance A/c_reg_reg[0][0]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_14
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[2].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_3
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[1].  Did not re-place instance A/d_reg_reg[0][1]
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[2].  Re-placed instance A/gen_stage_mux[1].MUX_X/psdsp_13
INFO: [Physopt 32-662] Processed net A/e_reg[0][17]_i_1_n_0.  Did not re-place instance A/e_reg[0][17]_i_1
INFO: [Physopt 32-662] Processed net A/e_reg_reg[0]__0[17].  Did not re-place instance A/e_reg_reg[0][17]
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/D[15].  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_1
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[15].  Did not re-place instance A/d_reg_reg[0][15]
INFO: [Physopt 32-663] Processed net A/c_reg_reg_n_0_[0][1].  Re-placed instance A/c_reg_reg[0][1]
INFO: [Physopt 32-662] Processed net A/e_reg[0][16]_i_1_n_0.  Did not re-place instance A/e_reg[0][16]_i_1
INFO: [Physopt 32-662] Processed net A/e_reg_reg[0]__0[16].  Did not re-place instance A/e_reg_reg[0][16]
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.829 | TNS=-17.405 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1341.438 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 128749f42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1341.438 ; gain = 0.035

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 58 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/e_reg[0][17]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3.  Did not re-place instance A/e_reg[0][16]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][9]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][10]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][13]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][14]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][15]_i_2/O
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[0].  Did not re-place instance A/d_reg_reg[0][0]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_0.  Did not re-place instance A/e_reg[0][1]_i_2/O
INFO: [Physopt 32-663] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1.  Re-placed instance A/e_reg[0][2]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/e_reg[0][3]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_0.  Did not re-place instance A/e_reg[0][4]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_1.  Did not re-place instance A/e_reg[0][8]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2.  Did not re-place instance A/e_reg[0][12]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][5]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][6]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][7]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][11]_i_2/O
INFO: [Physopt 32-662] Processed net A/e_reg[0][18]_i_1_n_0.  Did not re-place instance A/e_reg[0][18]_i_1/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/e_reg[0][18]_i_2/O
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[0].  Did not re-place instance A/d_reg_reg[1][0]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[0].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][0]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[18].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[0].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_15/Q
INFO: [Physopt 32-662] Processed net d_reg_reg[1][18]_i_2_n_0.  Did not re-place instance d_reg_reg[1][18]_i_2/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_3/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_14/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[17].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_1/O
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][0].  Did not re-place instance A/c_reg_reg[0][0]/Q
INFO: [Physopt 32-663] Processed net A/d_reg_reg[1]__0[1].  Re-placed instance A/d_reg_reg[1][1]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[2].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_3/O
INFO: [Physopt 32-663] Processed net A/d_reg_reg[0]__0[1].  Re-placed instance A/d_reg_reg[0][1]/Q
INFO: [Physopt 32-662] Processed net A/e_reg[0][17]_i_1_n_0.  Did not re-place instance A/e_reg[0][17]_i_1/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[2].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_13/Q
INFO: [Physopt 32-662] Processed net A/e_reg[0][16]_i_1_n_0.  Did not re-place instance A/e_reg[0][16]_i_1/O
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.772 | TNS=-17.076 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1341.438 ; gain = 0.000
Phase 4 MultiInst Placement Optimization | Checksum: 959469cd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1341.438 ; gain = 0.035

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_0. Rewired (signal push) A/d_reg_reg[0]__0[0] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0. Rewired (signal push) A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[0] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1341.438 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.662 | TNS=-16.197 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1341.438 ; gain = 0.000
Phase 5 Rewire | Checksum: e738b7d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1341.438 ; gain = 0.035

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3. Replicated 1 times.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0 was not replicated.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2. Net driver A/e_reg[0][15]_i_2 was replaced.
INFO: [Physopt 32-572] Net A/d_reg_reg[1]__0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2. Replicated 1 times.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2. Replicated 1 times.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.653 | TNS=-16.348 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1341.438 ; gain = 0.000
Phase 6 Critical Cell Optimization | Checksum: 1c6c5cf33

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1341.438 ; gain = 0.035

Phase 7 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 Fanout Optimization | Checksum: 1c6c5cf33

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1341.438 ; gain = 0.035

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 65 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][15]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/e_reg[0][17]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][9]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][10]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][13]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][14]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][11]_i_2
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[0].  Did not re-place instance A/d_reg_reg[1][0]
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_0.  Did not re-place instance A/e_reg[0][1]_i_2_rewire
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/e_reg[0][2]_i_2_rewire
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/e_reg[0][3]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_0.  Did not re-place instance A/e_reg[0][4]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_1.  Did not re-place instance A/e_reg[0][8]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][5]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][6]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][7]_i_2
INFO: [Physopt 32-662] Processed net A/e_reg[0][18]_i_1_n_0.  Did not re-place instance A/e_reg[0][18]_i_1
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/e_reg[0][18]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN.  Did not re-place instance A/e_reg[0][12]_i_2_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3.  Did not re-place instance A/e_reg[0][16]_i_2
INFO: [Physopt 32-662] Processed net A/e_reg_reg[0]__0[18].  Did not re-place instance A/e_reg_reg[0][18]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[0].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][0]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[18].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[0].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_15
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[18].  Did not re-place instance A/d_reg_reg[0][18]
INFO: [Physopt 32-662] Processed net d_reg_reg[1][18]_i_2_n_0.  Did not re-place instance d_reg_reg[1][18]_i_2
INFO: [Physopt 32-663] Processed net A/d_reg_reg[0]__0[0].  Re-placed instance A/d_reg_reg[0][0]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_3
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_14
INFO: [Physopt 32-663] Processed net A/c_reg_reg_n_0_[0][0].  Re-placed instance A/c_reg_reg[0][0]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[17].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_1
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[17].  Did not re-place instance A/d_reg_reg[0][17]
INFO: [Physopt 32-663] Processed net A/d_reg_reg[0]__0[1].  Re-placed instance A/d_reg_reg[0][1]
INFO: [Physopt 32-663] Processed net A/d_reg_reg[1]__0[1].  Re-placed instance A/d_reg_reg[1][1]
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[2].  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_3
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[2].  Re-placed instance A/gen_stage_mux[1].MUX_X/psdsp_13
INFO: [Physopt 32-662] Processed net A/e_reg[0][17]_i_1_n_0.  Did not re-place instance A/e_reg[0][17]_i_1
INFO: [Physopt 32-662] Processed net A/e_reg_reg[0]__0[17].  Did not re-place instance A/e_reg_reg[0][17]
INFO: [Physopt 32-662] Processed net A/e_reg[0][16]_i_1_n_0.  Did not re-place instance A/e_reg[0][16]_i_1
INFO: [Physopt 32-663] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3_repN.  Re-placed instance A/e_reg[0][16]_i_2_replica
INFO: [Physopt 32-662] Processed net A/e_reg_reg[0]__0[16].  Did not re-place instance A/e_reg_reg[0][16]
INFO: [Physopt 32-663] Processed net A/d_reg_reg[1]__0[2].  Re-placed instance A/d_reg_reg[1][2]
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][1].  Did not re-place instance A/c_reg_reg[0][1]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[16].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_1
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[16].  Did not re-place instance A/d_reg_reg[0][16]
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[3].  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_3
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[3].  Re-placed instance A/gen_stage_mux[1].MUX_X/psdsp_12
INFO: [Physopt 32-661] Optimized 10 nets.  Re-placed 10 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.653 | TNS=-16.241 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1341.438 ; gain = 0.000
Phase 8 Placement Based Optimization | Checksum: 169f472e4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1341.438 ; gain = 0.035

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 62 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][15]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/e_reg[0][17]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][9]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][10]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][13]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][14]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][11]_i_2/O
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[0].  Did not re-place instance A/d_reg_reg[1][0]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_0.  Did not re-place instance A/e_reg[0][1]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/e_reg[0][2]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/e_reg[0][3]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_0.  Did not re-place instance A/e_reg[0][4]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_1.  Did not re-place instance A/e_reg[0][8]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][5]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][6]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][7]_i_2/O
INFO: [Physopt 32-662] Processed net A/e_reg[0][18]_i_1_n_0.  Did not re-place instance A/e_reg[0][18]_i_1/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/e_reg[0][18]_i_2/O
INFO: [Physopt 32-663] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN.  Re-placed instance A/e_reg[0][12]_i_2_replica/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3.  Did not re-place instance A/e_reg[0][16]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[0].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][0]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[18].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[0].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_15/Q
INFO: [Physopt 32-662] Processed net d_reg_reg[1][18]_i_2_n_0.  Did not re-place instance d_reg_reg[1][18]_i_2/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_3/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_14/Q
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[0].  Did not re-place instance A/d_reg_reg[0][0]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[17].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_1/O
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][0].  Did not re-place instance A/c_reg_reg[0][0]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[1].  Did not re-place instance A/d_reg_reg[1][1]/Q
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[1].  Did not re-place instance A/d_reg_reg[0][1]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[2].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_3/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[2].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_13/Q
INFO: [Physopt 32-662] Processed net A/e_reg[0][17]_i_1_n_0.  Did not re-place instance A/e_reg[0][17]_i_1/O
INFO: [Physopt 32-662] Processed net A/e_reg[0][16]_i_1_n_0.  Did not re-place instance A/e_reg[0][16]_i_1/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3_repN.  Did not re-place instance A/e_reg[0][16]_i_2_replica/O
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][1].  Did not re-place instance A/c_reg_reg[0][1]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[16].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_1/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.607 | TNS=-15.932 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1341.438 ; gain = 0.000
Phase 9 MultiInst Placement Optimization | Checksum: 1c2c1f6a4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1341.438 ; gain = 0.035

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[0]. Rewired (signal push) A/gen_stage_mux[1].MUX_X/product[1]_1[0] to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_0. Rewired (signal push) A/d_reg_reg[1]__0[0] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1341.500 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.484 | TNS=-14.006 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1341.500 ; gain = 0.000
Phase 10 Rewire | Checksum: 186ef2c1e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net d_reg_reg[1][18]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1. Replicated 1 times.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net A/c_reg_reg_n_0_[0][0]. Replicated 1 times.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1 was not replicated.
INFO: [Physopt 32-81] Processed net A/d_reg_reg[1]__0[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.481 | TNS=-13.940 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1341.500 ; gain = 0.000
Phase 11 Critical Cell Optimization | Checksum: ba35c506

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: ba35c506

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 13 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Fanout Optimization | Checksum: ba35c506

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 60 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net d_reg_reg[1][18]_i_2_n_0.  Did not re-place instance d_reg_reg[1][18]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[0].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][0]_i_2_rewire
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[18].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[18].  Did not re-place instance A/d_reg_reg[0][18]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_3
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_14
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][15]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/e_reg[0][17]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][9]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][10]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][14]_i_2
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[0].  Did not re-place instance A/d_reg_reg[0][0]
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][11]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/e_reg[0][2]_i_2_rewire
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/e_reg[0][3]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_0.  Did not re-place instance A/e_reg[0][4]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_1.  Did not re-place instance A/e_reg[0][8]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][5]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][6]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][7]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][13]_i_2
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][0]_repN.  Did not re-place instance A/c_reg_reg[0][0]_replica
INFO: [Physopt 32-662] Processed net A/e_reg[0][18]_i_1_n_0.  Did not re-place instance A/e_reg[0][18]_i_1
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/e_reg[0][18]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN.  Did not re-place instance A/e_reg[0][12]_i_2_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3.  Did not re-place instance A/e_reg[0][16]_i_2
INFO: [Physopt 32-662] Processed net A/e_reg_reg[0]__0[18].  Did not re-place instance A/e_reg_reg[0][18]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[0]_repN.  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_15_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[17].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_1
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[17].  Did not re-place instance A/d_reg_reg[0][17]
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[0]_repN.  Did not re-place instance A/d_reg_reg[1][0]_replica
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[1].  Did not re-place instance A/d_reg_reg[1][1]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[2].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_3
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[2].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_13
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[1].  Did not re-place instance A/d_reg_reg[0][1]
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][1].  Did not re-place instance A/c_reg_reg[0][1]
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[2].  Did not re-place instance A/d_reg_reg[1][2]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[16].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_1
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[16].  Did not re-place instance A/d_reg_reg[0][16]
INFO: [Physopt 32-663] Processed net A/d_reg_reg[0]__0[2].  Re-placed instance A/d_reg_reg[0][2]
INFO: [Physopt 32-662] Processed net A/e_reg[0][17]_i_1_n_0.  Did not re-place instance A/e_reg[0][17]_i_1
INFO: [Physopt 32-662] Processed net A/e_reg_reg[0]__0[17].  Did not re-place instance A/e_reg_reg[0][17]
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.481 | TNS=-13.940 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1341.500 ; gain = 0.000
Phase 14 Placement Based Optimization | Checksum: ed6f7a7c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 59 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net d_reg_reg[1][18]_i_2_n_0.  Did not re-place instance d_reg_reg[1][18]_i_2/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[0].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][0]_i_2_rewire/O
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1.  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[18].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_3/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_14/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][15]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/e_reg[0][17]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][9]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][10]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][14]_i_2/O
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[0].  Did not re-place instance A/d_reg_reg[0][0]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][11]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/e_reg[0][2]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/e_reg[0][3]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_0.  Did not re-place instance A/e_reg[0][4]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_1.  Did not re-place instance A/e_reg[0][8]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][5]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][6]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][7]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][13]_i_2/O
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][0]_repN.  Did not re-place instance A/c_reg_reg[0][0]_replica/Q
INFO: [Physopt 32-662] Processed net A/e_reg[0][18]_i_1_n_0.  Did not re-place instance A/e_reg[0][18]_i_1/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/e_reg[0][18]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN.  Did not re-place instance A/e_reg[0][12]_i_2_replica/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3.  Did not re-place instance A/e_reg[0][16]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[0]_repN.  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_15_replica/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[17].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_1/O
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[0]_repN.  Did not re-place instance A/d_reg_reg[1][0]_replica/Q
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[1].  Did not re-place instance A/d_reg_reg[1][1]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[2].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_3/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[2].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_13/Q
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[1].  Did not re-place instance A/d_reg_reg[0][1]/Q
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][1].  Did not re-place instance A/c_reg_reg[0][1]/Q
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[2].  Did not re-place instance A/d_reg_reg[1][2]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[16].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_1/O
INFO: [Physopt 32-662] Processed net A/e_reg[0][17]_i_1_n_0.  Did not re-place instance A/e_reg[0][17]_i_1/O
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.415 | TNS=-13.544 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1341.500 ; gain = 0.000
Phase 15 MultiInst Placement Optimization | Checksum: 15128c475

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[0]. Rewired (signal push) A/gen_stage_mux[1].MUX_X/d_reg_reg[0][15] to 3 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1341.500 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.379 | TNS=-13.328 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1341.500 ; gain = 0.000
Phase 16 Rewire | Checksum: 15efc6f11

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net d_reg_reg[1][18]_i_2_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0. Net driver A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2 was replaced.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1 was not replicated.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.345 | TNS=-13.124 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1341.500 ; gain = 0.000
Phase 17 Critical Cell Optimization | Checksum: 1ea03f83f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 1ea03f83f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 1ea03f83f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 1ea03f83f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 1ea03f83f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 22 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 DSP Register Optimization | Checksum: 1ea03f83f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 1ea03f83f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 1ea03f83f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 1ea03f83f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 39 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 19 nets.  Swapped 215 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 215 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-2.161 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1341.500 ; gain = 0.000
Phase 26 Critical Pin Optimization | Checksum: 1ea03f83f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Very High Fanout Optimization | Checksum: 1ea03f83f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 65 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net d_reg_reg[1][18]_i_2_n_0_repN.  Re-placed instance d_reg_reg[1][18]_i_2_replica
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1.  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1.  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[18].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1]_repN.  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_3_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[18].  Did not re-place instance A/d_reg_reg[0][18]
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[1].  Re-placed instance A/gen_stage_mux[1].MUX_X/psdsp_14
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0.  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][0]_repN.  Did not re-place instance A/c_reg_reg[0][0]_replica
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[0]_repN.  Re-placed instance A/gen_stage_mux[1].MUX_X/psdsp_15_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[17].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_1
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[17].  Did not re-place instance A/d_reg_reg[0][17]
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][15]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/e_reg[0][17]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][9]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][10]_i_2
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[0].  Did not re-place instance A/d_reg_reg[0][0]
INFO: [Physopt 32-663] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Re-placed instance A/e_reg[0][11]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/e_reg[0][2]_i_2_rewire
INFO: [Physopt 32-663] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2.  Re-placed instance A/e_reg[0][3]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_0.  Did not re-place instance A/e_reg[0][4]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_1.  Did not re-place instance A/e_reg[0][8]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][5]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][6]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][7]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][13]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][14]_i_2
INFO: [Physopt 32-662] Processed net A/e_reg[0][18]_i_1_n_0.  Did not re-place instance A/e_reg[0][18]_i_1
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/e_reg[0][18]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN.  Did not re-place instance A/e_reg[0][12]_i_2_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3.  Did not re-place instance A/e_reg[0][16]_i_2
INFO: [Physopt 32-662] Processed net A/e_reg_reg[0]__0[18].  Did not re-place instance A/e_reg_reg[0][18]
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[0]_repN.  Did not re-place instance A/d_reg_reg[1][0]_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[2].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_3
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[1].  Did not re-place instance A/d_reg_reg[1][1]
INFO: [Physopt 32-662] Processed net A/e_reg[0][17]_i_1_n_0.  Did not re-place instance A/e_reg[0][17]_i_1
INFO: [Physopt 32-662] Processed net A/e_reg_reg[0]__0[17].  Did not re-place instance A/e_reg_reg[0][17]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[2].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_13
INFO: [Physopt 32-662] Processed net A/e_reg[0][16]_i_1_n_0.  Did not re-place instance A/e_reg[0][16]_i_1
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3_repN.  Did not re-place instance A/e_reg[0][16]_i_2_replica
INFO: [Physopt 32-662] Processed net A/e_reg_reg[0]__0[16].  Did not re-place instance A/e_reg_reg[0][16]
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][1].  Did not re-place instance A/c_reg_reg[0][1]
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[1].  Did not re-place instance A/d_reg_reg[0][1]
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[3].  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_3
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[15].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_1
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2_repN.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2_replica
INFO: [Physopt 32-663] Processed net A/d_reg_reg[0]__0[15].  Re-placed instance A/d_reg_reg[0][15]
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[16].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_1
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[16].  Did not re-place instance A/d_reg_reg[0][16]
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][2].  Did not re-place instance A/c_reg_reg[0][2]
INFO: [Physopt 32-661] Optimized 13 nets.  Re-placed 13 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 13 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.389 | TNS=-0.879 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1341.500 ; gain = 0.000
Phase 28 Placement Based Optimization | Checksum: 1e3c01f0c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 83 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][15]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/e_reg[0][17]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][9]_i_2/O
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[0].  Did not re-place instance A/d_reg_reg[0][0]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][11]_i_2/O
INFO: [Physopt 32-663] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_1.  Re-placed instance A/e_reg[0][2]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/e_reg[0][3]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_0.  Did not re-place instance A/e_reg[0][4]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_1.  Did not re-place instance A/e_reg[0][8]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][5]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][6]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][7]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][10]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][13]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][14]_i_2/O
INFO: [Physopt 32-662] Processed net A/e_reg[0][18]_i_1_n_0.  Did not re-place instance A/e_reg[0][18]_i_1/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/e_reg[0][18]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN.  Did not re-place instance A/e_reg[0][12]_i_2_replica/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3.  Did not re-place instance A/e_reg[0][16]_i_2/O
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[0]_repN.  Did not re-place instance A/d_reg_reg[1][0]_replica/Q
INFO: [Physopt 32-662] Processed net A/d_reg_reg[1]__0[1].  Did not re-place instance A/d_reg_reg[1][1]/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][12]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][5]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][9]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][14]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_2_rewire/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][2]_i_2_rewire_rewire/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_03_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][3]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][4]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][8]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][6]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][7]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][11]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][13]_i_2/O
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][0]_repN.  Did not re-place instance A/c_reg_reg[0][0]_replica/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/D[18].  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_1/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[2].RCA_X_0/carry_1_repN.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][10]_i_2_replica/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][15]_i_2/O
INFO: [Physopt 32-662] Processed net A/e_reg[0][17]_i_1_n_0.  Did not re-place instance A/e_reg[0][17]_i_1/O
INFO: [Physopt 32-662] Processed net d_reg_reg[1][18]_i_2_n_0_repN.  Did not re-place instance d_reg_reg[1][18]_i_2_replica/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[0]_repN.  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_15_replica/Q
INFO: [Physopt 32-662] Processed net A/e_reg[0][16]_i_1_n_0.  Did not re-place instance A/e_reg[0][16]_i_1/O
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3_repN.  Did not re-place instance A/e_reg[0][16]_i_2_replica/O
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/product[1]_1[1].  Did not re-place instance A/gen_stage_mux[1].MUX_X/psdsp_14/Q
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/c_reg_reg[1]__0[1]_repN.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][1]_i_3_replica/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-0.792 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1341.500 ; gain = 0.000
Phase 29 MultiInst Placement Optimization | Checksum: 12b462a6d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-0.792 |
INFO: [Physopt 32-702] Processed net A/e_reg_reg[0]__0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[0].  Did not re-place instance A/d_reg_reg[0][0]
INFO: [Physopt 32-662] Processed net A/d_reg_reg[0]__0[0].  Did not re-place instance A/d_reg_reg[0][0]/Q
INFO: [Physopt 32-702] Processed net A/d_reg_reg[0]__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/e_reg[0][18]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/e_reg[0][18]_i_2/O
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/e_reg[0][17]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/e_reg[0][17]_i_2/O
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/RCA_N4N1_0/carry_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3.  Did not re-place instance A/e_reg[0][16]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3.  Did not re-place instance A/e_reg[0][16]_i_2/O
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][15]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][15]_i_2/O
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][14]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][14]_i_2/O
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][13]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][13]_i_2/O
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[3].RCA_X_0/carry_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN.  Did not re-place instance A/e_reg[0][12]_i_2_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN.  Did not re-place instance A/e_reg[0][12]_i_2_replica/O
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_2_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][11]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][11]_i_2/O
INFO: [Physopt 32-81] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.358 | TNS=-0.786 |
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN.  Did not re-place instance A/e_reg[0][11]_i_2_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN.  Did not re-place instance A/e_reg[0][11]_i_2_replica/O
INFO: [Physopt 32-735] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.288 |
INFO: [Physopt 32-702] Processed net A/d_reg_reg[0]__0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][0]_repN.  Did not re-place instance A/c_reg_reg[0][0]_replica
INFO: [Physopt 32-662] Processed net A/c_reg_reg_n_0_[0][0]_repN.  Did not re-place instance A/c_reg_reg[0][0]_replica/Q
INFO: [Physopt 32-702] Processed net A/c_reg_reg_n_0_[0][0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][18]_i_2/O
INFO: [Physopt 32-702] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.070 | TNS=-0.133 |
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN.  Did not re-place instance A/e_reg[0][11]_i_2_replica
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN.  Did not re-place instance A/e_reg[0][11]_i_2_replica/O
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_2_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][10]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][10]_i_2/O
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][9]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0.  Did not re-place instance A/e_reg[0][9]_i_2/O
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[2].RCA_X_0/carry_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_1.  Did not re-place instance A/e_reg[0][8]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_1.  Did not re-place instance A/e_reg[0][8]_i_2/O
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/carry_0_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][7]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2.  Did not re-place instance A/e_reg[0][7]_i_2/O
INFO: [Physopt 32-572] Net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][6]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1.  Did not re-place instance A/e_reg[0][6]_i_2/O
INFO: [Physopt 32-81] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net A/gen_stage_sum_2[0].SUM_X/gen_stage[1].RCA_X_0/carry_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-0.063 |
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2
INFO: [Physopt 32-662] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0.  Did not re-place instance A/gen_stage_mux[1].MUX_X/d_reg[0][17]_i_2/O
INFO: [Physopt 32-572] Net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/RCA_N4N1_0/carry_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3.  Re-placed instance A/gen_stage_mux[1].MUX_X/d_reg[0][16]_i_2
INFO: [Physopt 32-735] Processed net A/gen_stage_mux[1].MUX_X/gen_stage_sum_1[0].SUM_X/carry_0_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
Phase 30 Critical Path Optimization | Checksum: e5dd8a05

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 31 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
Phase 31 Critical Path Optimization | Checksum: e5dd8a05

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1341.500 ; gain = 0.098

Phase 32 BRAM Enable Optimization
Phase 32 BRAM Enable Optimization | Checksum: e5dd8a05

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1341.500 ; gain = 0.098
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1341.500 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.004 | TNS=0.000 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Placement Based       |          0.418  |          1.748  |            0  |              0  |                    29  |           0  |           4  |  00:00:16  |
|  MultiInst Placement   |          0.198  |          1.121  |            0  |              0  |                     7  |           0  |           4  |  00:00:17  |
|  Rewire                |          0.269  |          3.021  |            0  |              0  |                     5  |           0  |           3  |  00:00:01  |
|  Critical Cell         |          0.046  |          0.119  |           10  |              0  |                    11  |           0  |           3  |  00:00:08  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          1.538  |         10.964  |            0  |              0  |                    19  |           0  |           1  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.364  |          0.792  |            2  |              0  |                     5  |           0  |           2  |  00:00:03  |
|  Total                 |          2.833  |         17.765  |           12  |              0  |                    76  |           0  |          31  |  00:00:45  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1341.500 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 15ef386aa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1341.500 ; gain = 0.098
INFO: [Common 17-83] Releasing license: Implementation
792 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1341.500 ; gain = 5.906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1341.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1348.742 ; gain = 7.242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.742 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.runs/impl_1/AND_LG_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bcd98aed ConstDB: 0 ShapeSum: 24dbd292 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1bcf7ca1b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 1498.680 ; gain = 149.938
Post Restoration Checksum: NetGraph: c07451a9 NumContArr: fc837872 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1bcf7ca1b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1498.680 ; gain = 149.938

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1bcf7ca1b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1504.672 ; gain = 155.930

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1bcf7ca1b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1504.672 ; gain = 155.930
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f7e5ca16

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1512.348 ; gain = 163.605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.103  | TNS=0.000  | WHS=-0.182 | THS=-7.498 |

Phase 2 Router Initialization | Checksum: 195299cb9

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1512.348 ; gain = 163.605

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1804d356d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1512.945 ; gain = 164.203

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.169  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 172088289

Time (s): cpu = 00:00:58 ; elapsed = 00:00:51 . Memory (MB): peak = 1512.945 ; gain = 164.203

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.365  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f0407674

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1512.945 ; gain = 164.203
Phase 4 Rip-up And Reroute | Checksum: 1f0407674

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1512.945 ; gain = 164.203

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f0407674

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1512.945 ; gain = 164.203

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f0407674

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1512.945 ; gain = 164.203
Phase 5 Delay and Skew Optimization | Checksum: 1f0407674

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1512.945 ; gain = 164.203

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 253084779

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1512.945 ; gain = 164.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.444  | TNS=0.000  | WHS=0.083  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 253084779

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1512.945 ; gain = 164.203
Phase 6 Post Hold Fix | Checksum: 253084779

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1512.945 ; gain = 164.203

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0368194 %
  Global Horizontal Routing Utilization  = 0.0423416 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22f240295

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1512.945 ; gain = 164.203

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22f240295

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1514.957 ; gain = 166.215

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25416f0ba

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1514.957 ; gain = 166.215

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.454  | TNS=0.000  | WHS=0.085  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 260dd947b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1514.957 ; gain = 166.215
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1514.957 ; gain = 166.215

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
811 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1514.957 ; gain = 166.215
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1514.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1514.957 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1514.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.runs/impl_1/AND_LG_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AND_LG_drc_routed.rpt -pb AND_LG_drc_routed.pb -rpx AND_LG_drc_routed.rpx
Command: report_drc -file AND_LG_drc_routed.rpt -pb AND_LG_drc_routed.pb -rpx AND_LG_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.runs/impl_1/AND_LG_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file AND_LG_methodology_drc_routed.rpt -pb AND_LG_methodology_drc_routed.pb -rpx AND_LG_methodology_drc_routed.rpx
Command: report_methodology -file AND_LG_methodology_drc_routed.rpt -pb AND_LG_methodology_drc_routed.pb -rpx AND_LG_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Carmen/Desktop/Memoria/Codigo_VHDL/Accelerator_LG/Accelerator_LG.runs/impl_1/AND_LG_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file AND_LG_power_routed.rpt -pb AND_LG_power_summary_routed.pb -rpx AND_LG_power_routed.rpx
Command: report_power -file AND_LG_power_routed.rpt -pb AND_LG_power_summary_routed.pb -rpx AND_LG_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
823 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file AND_LG_route_status.rpt -pb AND_LG_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file AND_LG_timing_summary_routed.rpt -pb AND_LG_timing_summary_routed.pb -rpx AND_LG_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file AND_LG_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file AND_LG_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file AND_LG_bus_skew_routed.rpt -pb AND_LG_bus_skew_routed.pb -rpx AND_LG_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 18:36:20 2019...
