# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Alu.vhd" \
"../../../../project_1.srcs/sources_1/new/Data_memory.vhd" \
"../../../../project_1.srcs/sources_1/new/banc_registres.vhd" \
"../../../../project_1.srcs/sources_1/new/pipeline.vhd" \
"../../../../project_1.srcs/sources_1/new/Data_path.vhd" \
"../../../../project_1.srcs/sources_1/new/Instructions_memory.vhd" \
"../../../../project_1.srcs/sim_1/new/Instructions_memory_test.vhd" \
"../../../../project_1.srcs/sim_1/new/Data_memory_test.vhd" \
"../../../../project_1.srcs/sim_1/new/banc_registres_test.vhd" \
"../../../../project_1.srcs/sim_1/new/ALU_Test.vhd" \
"../../../../project_1.srcs/sim_1/new/Data_path_test.vhd" \

# Do not sort compile order
nosort
