[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChiselRISC.utilities.ALUOp",
    "definition":{
      "BNE":0,
      "BLT":12,
      "OR":4,
      "ADD":1,
      "SUB":2,
      "SRL":7,
      "BGEU":15,
      "XOR":5,
      "AND":3,
      "SLT":9,
      "BLTU":14,
      "BGE":13,
      "SRA":6,
      "BEQ":11,
      "SLL":8,
      "SLTU":10
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"VStageProcessor.Decoder.op",
    "enumTypeName":"ChiselRISC.utilities.OP"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChiselRISC.utilities.OP",
    "definition":{
      "JAL":111,
      "LD":3,
      "ST":35,
      "AUIPC":23,
      "IM":19,
      "LUI":55,
      "AR":51,
      "JALR":103,
      "BR":99
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"VStageProcessor.ImmGenerator.opcode",
    "enumTypeName":"ChiselRISC.utilities.OP"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Verilog"
  }
]