#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1aa8eb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1aa9040 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a9a2d0 .functor NOT 1, L_0x1b04440, C4<0>, C4<0>, C4<0>;
L_0x1b04220 .functor XOR 2, L_0x1b040c0, L_0x1b04180, C4<00>, C4<00>;
L_0x1b04330 .functor XOR 2, L_0x1b04220, L_0x1b04290, C4<00>, C4<00>;
v0x1afc4d0_0 .net *"_ivl_10", 1 0, L_0x1b04290;  1 drivers
v0x1afc5d0_0 .net *"_ivl_12", 1 0, L_0x1b04330;  1 drivers
v0x1afc6b0_0 .net *"_ivl_2", 1 0, L_0x1aff890;  1 drivers
v0x1afc770_0 .net *"_ivl_4", 1 0, L_0x1b040c0;  1 drivers
v0x1afc850_0 .net *"_ivl_6", 1 0, L_0x1b04180;  1 drivers
v0x1afc980_0 .net *"_ivl_8", 1 0, L_0x1b04220;  1 drivers
v0x1afca60_0 .net "a", 0 0, v0x1af7510_0;  1 drivers
v0x1afcb00_0 .net "b", 0 0, v0x1af75b0_0;  1 drivers
v0x1afcba0_0 .net "c", 0 0, v0x1af7650_0;  1 drivers
v0x1afcc40_0 .var "clk", 0 0;
v0x1afcce0_0 .net "d", 0 0, v0x1af7790_0;  1 drivers
v0x1afcd80_0 .net "out_pos_dut", 0 0, L_0x1b03d50;  1 drivers
v0x1afce20_0 .net "out_pos_ref", 0 0, L_0x1afe350;  1 drivers
v0x1afcec0_0 .net "out_sop_dut", 0 0, L_0x1aff2b0;  1 drivers
v0x1afcf60_0 .net "out_sop_ref", 0 0, L_0x1ad1cc0;  1 drivers
v0x1afd000_0 .var/2u "stats1", 223 0;
v0x1afd0a0_0 .var/2u "strobe", 0 0;
v0x1afd140_0 .net "tb_match", 0 0, L_0x1b04440;  1 drivers
v0x1afd210_0 .net "tb_mismatch", 0 0, L_0x1a9a2d0;  1 drivers
v0x1afd2b0_0 .net "wavedrom_enable", 0 0, v0x1af7a60_0;  1 drivers
v0x1afd380_0 .net "wavedrom_title", 511 0, v0x1af7b00_0;  1 drivers
L_0x1aff890 .concat [ 1 1 0 0], L_0x1afe350, L_0x1ad1cc0;
L_0x1b040c0 .concat [ 1 1 0 0], L_0x1afe350, L_0x1ad1cc0;
L_0x1b04180 .concat [ 1 1 0 0], L_0x1b03d50, L_0x1aff2b0;
L_0x1b04290 .concat [ 1 1 0 0], L_0x1afe350, L_0x1ad1cc0;
L_0x1b04440 .cmp/eeq 2, L_0x1aff890, L_0x1b04330;
S_0x1aa91d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1aa9040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a9a6b0 .functor AND 1, v0x1af7650_0, v0x1af7790_0, C4<1>, C4<1>;
L_0x1a9aa90 .functor NOT 1, v0x1af7510_0, C4<0>, C4<0>, C4<0>;
L_0x1a9ae70 .functor NOT 1, v0x1af75b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a9b0f0 .functor AND 1, L_0x1a9aa90, L_0x1a9ae70, C4<1>, C4<1>;
L_0x1ab3ad0 .functor AND 1, L_0x1a9b0f0, v0x1af7650_0, C4<1>, C4<1>;
L_0x1ad1cc0 .functor OR 1, L_0x1a9a6b0, L_0x1ab3ad0, C4<0>, C4<0>;
L_0x1afd7d0 .functor NOT 1, v0x1af75b0_0, C4<0>, C4<0>, C4<0>;
L_0x1afd840 .functor OR 1, L_0x1afd7d0, v0x1af7790_0, C4<0>, C4<0>;
L_0x1afd950 .functor AND 1, v0x1af7650_0, L_0x1afd840, C4<1>, C4<1>;
L_0x1afda10 .functor NOT 1, v0x1af7510_0, C4<0>, C4<0>, C4<0>;
L_0x1afdae0 .functor OR 1, L_0x1afda10, v0x1af75b0_0, C4<0>, C4<0>;
L_0x1afdb50 .functor AND 1, L_0x1afd950, L_0x1afdae0, C4<1>, C4<1>;
L_0x1afdcd0 .functor NOT 1, v0x1af75b0_0, C4<0>, C4<0>, C4<0>;
L_0x1afdd40 .functor OR 1, L_0x1afdcd0, v0x1af7790_0, C4<0>, C4<0>;
L_0x1afdc60 .functor AND 1, v0x1af7650_0, L_0x1afdd40, C4<1>, C4<1>;
L_0x1afded0 .functor NOT 1, v0x1af7510_0, C4<0>, C4<0>, C4<0>;
L_0x1afdfd0 .functor OR 1, L_0x1afded0, v0x1af7790_0, C4<0>, C4<0>;
L_0x1afe090 .functor AND 1, L_0x1afdc60, L_0x1afdfd0, C4<1>, C4<1>;
L_0x1afe240 .functor XNOR 1, L_0x1afdb50, L_0x1afe090, C4<0>, C4<0>;
v0x1a99c00_0 .net *"_ivl_0", 0 0, L_0x1a9a6b0;  1 drivers
v0x1a9a000_0 .net *"_ivl_12", 0 0, L_0x1afd7d0;  1 drivers
v0x1a9a3e0_0 .net *"_ivl_14", 0 0, L_0x1afd840;  1 drivers
v0x1a9a7c0_0 .net *"_ivl_16", 0 0, L_0x1afd950;  1 drivers
v0x1a9aba0_0 .net *"_ivl_18", 0 0, L_0x1afda10;  1 drivers
v0x1a9af80_0 .net *"_ivl_2", 0 0, L_0x1a9aa90;  1 drivers
v0x1a9b200_0 .net *"_ivl_20", 0 0, L_0x1afdae0;  1 drivers
v0x1af5a80_0 .net *"_ivl_24", 0 0, L_0x1afdcd0;  1 drivers
v0x1af5b60_0 .net *"_ivl_26", 0 0, L_0x1afdd40;  1 drivers
v0x1af5c40_0 .net *"_ivl_28", 0 0, L_0x1afdc60;  1 drivers
v0x1af5d20_0 .net *"_ivl_30", 0 0, L_0x1afded0;  1 drivers
v0x1af5e00_0 .net *"_ivl_32", 0 0, L_0x1afdfd0;  1 drivers
v0x1af5ee0_0 .net *"_ivl_36", 0 0, L_0x1afe240;  1 drivers
L_0x7f63cbd90018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1af5fa0_0 .net *"_ivl_38", 0 0, L_0x7f63cbd90018;  1 drivers
v0x1af6080_0 .net *"_ivl_4", 0 0, L_0x1a9ae70;  1 drivers
v0x1af6160_0 .net *"_ivl_6", 0 0, L_0x1a9b0f0;  1 drivers
v0x1af6240_0 .net *"_ivl_8", 0 0, L_0x1ab3ad0;  1 drivers
v0x1af6320_0 .net "a", 0 0, v0x1af7510_0;  alias, 1 drivers
v0x1af63e0_0 .net "b", 0 0, v0x1af75b0_0;  alias, 1 drivers
v0x1af64a0_0 .net "c", 0 0, v0x1af7650_0;  alias, 1 drivers
v0x1af6560_0 .net "d", 0 0, v0x1af7790_0;  alias, 1 drivers
v0x1af6620_0 .net "out_pos", 0 0, L_0x1afe350;  alias, 1 drivers
v0x1af66e0_0 .net "out_sop", 0 0, L_0x1ad1cc0;  alias, 1 drivers
v0x1af67a0_0 .net "pos0", 0 0, L_0x1afdb50;  1 drivers
v0x1af6860_0 .net "pos1", 0 0, L_0x1afe090;  1 drivers
L_0x1afe350 .functor MUXZ 1, L_0x7f63cbd90018, L_0x1afdb50, L_0x1afe240, C4<>;
S_0x1af69e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1aa9040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1af7510_0 .var "a", 0 0;
v0x1af75b0_0 .var "b", 0 0;
v0x1af7650_0 .var "c", 0 0;
v0x1af76f0_0 .net "clk", 0 0, v0x1afcc40_0;  1 drivers
v0x1af7790_0 .var "d", 0 0;
v0x1af7880_0 .var/2u "fail", 0 0;
v0x1af7920_0 .var/2u "fail1", 0 0;
v0x1af79c0_0 .net "tb_match", 0 0, L_0x1b04440;  alias, 1 drivers
v0x1af7a60_0 .var "wavedrom_enable", 0 0;
v0x1af7b00_0 .var "wavedrom_title", 511 0;
E_0x1aa7820/0 .event negedge, v0x1af76f0_0;
E_0x1aa7820/1 .event posedge, v0x1af76f0_0;
E_0x1aa7820 .event/or E_0x1aa7820/0, E_0x1aa7820/1;
S_0x1af6d10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1af69e0;
 .timescale -12 -12;
v0x1af6f50_0 .var/2s "i", 31 0;
E_0x1aa76c0 .event posedge, v0x1af76f0_0;
S_0x1af7050 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1af69e0;
 .timescale -12 -12;
v0x1af7250_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1af7330 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1af69e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1af7ce0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1aa9040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1afe500 .functor NOT 1, v0x1af7510_0, C4<0>, C4<0>, C4<0>;
L_0x1afe590 .functor NOT 1, v0x1af75b0_0, C4<0>, C4<0>, C4<0>;
L_0x1afe730 .functor AND 1, L_0x1afe500, L_0x1afe590, C4<1>, C4<1>;
L_0x1afe840 .functor AND 1, L_0x1afe730, v0x1af7650_0, C4<1>, C4<1>;
L_0x1afea40 .functor NOT 1, v0x1af7790_0, C4<0>, C4<0>, C4<0>;
L_0x1afebc0 .functor AND 1, L_0x1afe840, L_0x1afea40, C4<1>, C4<1>;
L_0x1afed10 .functor NOT 1, v0x1af7510_0, C4<0>, C4<0>, C4<0>;
L_0x1afee90 .functor AND 1, L_0x1afed10, v0x1af75b0_0, C4<1>, C4<1>;
L_0x1afefa0 .functor AND 1, L_0x1afee90, v0x1af7650_0, C4<1>, C4<1>;
L_0x1aff060 .functor AND 1, L_0x1afefa0, v0x1af7790_0, C4<1>, C4<1>;
L_0x1aff180 .functor OR 1, L_0x1afebc0, L_0x1aff060, C4<0>, C4<0>;
L_0x1aff240 .functor AND 1, v0x1af7510_0, v0x1af75b0_0, C4<1>, C4<1>;
L_0x1aff320 .functor AND 1, L_0x1aff240, v0x1af7650_0, C4<1>, C4<1>;
L_0x1aff3e0 .functor AND 1, L_0x1aff320, v0x1af7790_0, C4<1>, C4<1>;
L_0x1aff2b0 .functor OR 1, L_0x1aff180, L_0x1aff3e0, C4<0>, C4<0>;
L_0x1aff610 .functor OR 1, v0x1af7510_0, v0x1af75b0_0, C4<0>, C4<0>;
L_0x1aff710 .functor OR 1, L_0x1aff610, v0x1af7650_0, C4<0>, C4<0>;
L_0x1aff7d0 .functor OR 1, L_0x1aff710, v0x1af7790_0, C4<0>, C4<0>;
L_0x1aff930 .functor OR 1, v0x1af7510_0, v0x1af75b0_0, C4<0>, C4<0>;
L_0x1aff9a0 .functor OR 1, L_0x1aff930, v0x1af7650_0, C4<0>, C4<0>;
L_0x1affb10 .functor NOT 1, v0x1af7790_0, C4<0>, C4<0>, C4<0>;
L_0x1affb80 .functor OR 1, L_0x1aff9a0, L_0x1affb10, C4<0>, C4<0>;
L_0x1affd50 .functor AND 1, L_0x1aff7d0, L_0x1affb80, C4<1>, C4<1>;
L_0x1affe60 .functor OR 1, v0x1af7510_0, v0x1af75b0_0, C4<0>, C4<0>;
L_0x1afffa0 .functor NOT 1, v0x1af7650_0, C4<0>, C4<0>, C4<0>;
L_0x1b00010 .functor OR 1, L_0x1affe60, L_0x1afffa0, C4<0>, C4<0>;
L_0x1b00200 .functor OR 1, L_0x1b00010, v0x1af7790_0, C4<0>, C4<0>;
L_0x1b002c0 .functor AND 1, L_0x1affd50, L_0x1b00200, C4<1>, C4<1>;
L_0x1b004c0 .functor OR 1, v0x1af7510_0, v0x1af75b0_0, C4<0>, C4<0>;
L_0x1b00530 .functor NOT 1, v0x1af7650_0, C4<0>, C4<0>, C4<0>;
L_0x1b006a0 .functor OR 1, L_0x1b004c0, L_0x1b00530, C4<0>, C4<0>;
L_0x1b007b0 .functor NOT 1, v0x1af7790_0, C4<0>, C4<0>, C4<0>;
L_0x1b00930 .functor OR 1, L_0x1b006a0, L_0x1b007b0, C4<0>, C4<0>;
L_0x1b00a40 .functor AND 1, L_0x1b002c0, L_0x1b00930, C4<1>, C4<1>;
L_0x1b00c70 .functor NOT 1, v0x1af75b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b00ce0 .functor OR 1, v0x1af7510_0, L_0x1b00c70, C4<0>, C4<0>;
L_0x1b00ed0 .functor OR 1, L_0x1b00ce0, v0x1af7650_0, C4<0>, C4<0>;
L_0x1b00f90 .functor NOT 1, v0x1af7790_0, C4<0>, C4<0>, C4<0>;
L_0x1b00da0 .functor OR 1, L_0x1b00ed0, L_0x1b00f90, C4<0>, C4<0>;
L_0x1b01140 .functor AND 1, L_0x1b00a40, L_0x1b00da0, C4<1>, C4<1>;
L_0x1b013a0 .functor NOT 1, v0x1af7510_0, C4<0>, C4<0>, C4<0>;
L_0x1b01410 .functor OR 1, L_0x1b013a0, v0x1af75b0_0, C4<0>, C4<0>;
L_0x1b01630 .functor OR 1, L_0x1b01410, v0x1af7650_0, C4<0>, C4<0>;
L_0x1b01900 .functor OR 1, L_0x1b01630, v0x1af7790_0, C4<0>, C4<0>;
L_0x1b01d40 .functor AND 1, L_0x1b01140, L_0x1b01900, C4<1>, C4<1>;
L_0x1b01e50 .functor NOT 1, v0x1af7510_0, C4<0>, C4<0>, C4<0>;
L_0x1b02250 .functor OR 1, L_0x1b01e50, v0x1af75b0_0, C4<0>, C4<0>;
L_0x1b02310 .functor NOT 1, v0x1af7650_0, C4<0>, C4<0>, C4<0>;
L_0x1b02510 .functor OR 1, L_0x1b02250, L_0x1b02310, C4<0>, C4<0>;
L_0x1b02620 .functor OR 1, L_0x1b02510, v0x1af7790_0, C4<0>, C4<0>;
L_0x1b02880 .functor AND 1, L_0x1b01d40, L_0x1b02620, C4<1>, C4<1>;
L_0x1b02990 .functor NOT 1, v0x1af7510_0, C4<0>, C4<0>, C4<0>;
L_0x1b02bb0 .functor NOT 1, v0x1af75b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b02c20 .functor OR 1, L_0x1b02990, L_0x1b02bb0, C4<0>, C4<0>;
L_0x1b02ef0 .functor OR 1, L_0x1b02c20, v0x1af7650_0, C4<0>, C4<0>;
L_0x1b02fb0 .functor OR 1, L_0x1b02ef0, v0x1af7790_0, C4<0>, C4<0>;
L_0x1b03240 .functor AND 1, L_0x1b02880, L_0x1b02fb0, C4<1>, C4<1>;
L_0x1b03350 .functor NOT 1, v0x1af7510_0, C4<0>, C4<0>, C4<0>;
L_0x1b035a0 .functor NOT 1, v0x1af75b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b03610 .functor OR 1, L_0x1b03350, L_0x1b035a0, C4<0>, C4<0>;
L_0x1b03910 .functor OR 1, L_0x1b03610, v0x1af7650_0, C4<0>, C4<0>;
L_0x1b039d0 .functor NOT 1, v0x1af7790_0, C4<0>, C4<0>, C4<0>;
L_0x1b03c40 .functor OR 1, L_0x1b03910, L_0x1b039d0, C4<0>, C4<0>;
L_0x1b03d50 .functor AND 1, L_0x1b03240, L_0x1b03c40, C4<1>, C4<1>;
v0x1af7ea0_0 .net *"_ivl_0", 0 0, L_0x1afe500;  1 drivers
v0x1af7f80_0 .net *"_ivl_10", 0 0, L_0x1afebc0;  1 drivers
v0x1af8060_0 .net *"_ivl_100", 0 0, L_0x1b02880;  1 drivers
v0x1af8150_0 .net *"_ivl_102", 0 0, L_0x1b02990;  1 drivers
v0x1af8230_0 .net *"_ivl_104", 0 0, L_0x1b02bb0;  1 drivers
v0x1af8360_0 .net *"_ivl_106", 0 0, L_0x1b02c20;  1 drivers
v0x1af8440_0 .net *"_ivl_108", 0 0, L_0x1b02ef0;  1 drivers
v0x1af8520_0 .net *"_ivl_110", 0 0, L_0x1b02fb0;  1 drivers
v0x1af8600_0 .net *"_ivl_112", 0 0, L_0x1b03240;  1 drivers
v0x1af8770_0 .net *"_ivl_114", 0 0, L_0x1b03350;  1 drivers
v0x1af8850_0 .net *"_ivl_116", 0 0, L_0x1b035a0;  1 drivers
v0x1af8930_0 .net *"_ivl_118", 0 0, L_0x1b03610;  1 drivers
v0x1af8a10_0 .net *"_ivl_12", 0 0, L_0x1afed10;  1 drivers
v0x1af8af0_0 .net *"_ivl_120", 0 0, L_0x1b03910;  1 drivers
v0x1af8bd0_0 .net *"_ivl_122", 0 0, L_0x1b039d0;  1 drivers
v0x1af8cb0_0 .net *"_ivl_124", 0 0, L_0x1b03c40;  1 drivers
v0x1af8d90_0 .net *"_ivl_14", 0 0, L_0x1afee90;  1 drivers
v0x1af8f80_0 .net *"_ivl_16", 0 0, L_0x1afefa0;  1 drivers
v0x1af9060_0 .net *"_ivl_18", 0 0, L_0x1aff060;  1 drivers
v0x1af9140_0 .net *"_ivl_2", 0 0, L_0x1afe590;  1 drivers
v0x1af9220_0 .net *"_ivl_20", 0 0, L_0x1aff180;  1 drivers
v0x1af9300_0 .net *"_ivl_22", 0 0, L_0x1aff240;  1 drivers
v0x1af93e0_0 .net *"_ivl_24", 0 0, L_0x1aff320;  1 drivers
v0x1af94c0_0 .net *"_ivl_26", 0 0, L_0x1aff3e0;  1 drivers
v0x1af95a0_0 .net *"_ivl_30", 0 0, L_0x1aff610;  1 drivers
v0x1af9680_0 .net *"_ivl_32", 0 0, L_0x1aff710;  1 drivers
v0x1af9760_0 .net *"_ivl_34", 0 0, L_0x1aff7d0;  1 drivers
v0x1af9840_0 .net *"_ivl_36", 0 0, L_0x1aff930;  1 drivers
v0x1af9920_0 .net *"_ivl_38", 0 0, L_0x1aff9a0;  1 drivers
v0x1af9a00_0 .net *"_ivl_4", 0 0, L_0x1afe730;  1 drivers
v0x1af9ae0_0 .net *"_ivl_40", 0 0, L_0x1affb10;  1 drivers
v0x1af9bc0_0 .net *"_ivl_42", 0 0, L_0x1affb80;  1 drivers
v0x1af9ca0_0 .net *"_ivl_44", 0 0, L_0x1affd50;  1 drivers
v0x1af9f90_0 .net *"_ivl_46", 0 0, L_0x1affe60;  1 drivers
v0x1afa070_0 .net *"_ivl_48", 0 0, L_0x1afffa0;  1 drivers
v0x1afa150_0 .net *"_ivl_50", 0 0, L_0x1b00010;  1 drivers
v0x1afa230_0 .net *"_ivl_52", 0 0, L_0x1b00200;  1 drivers
v0x1afa310_0 .net *"_ivl_54", 0 0, L_0x1b002c0;  1 drivers
v0x1afa3f0_0 .net *"_ivl_56", 0 0, L_0x1b004c0;  1 drivers
v0x1afa4d0_0 .net *"_ivl_58", 0 0, L_0x1b00530;  1 drivers
v0x1afa5b0_0 .net *"_ivl_6", 0 0, L_0x1afe840;  1 drivers
v0x1afa690_0 .net *"_ivl_60", 0 0, L_0x1b006a0;  1 drivers
v0x1afa770_0 .net *"_ivl_62", 0 0, L_0x1b007b0;  1 drivers
v0x1afa850_0 .net *"_ivl_64", 0 0, L_0x1b00930;  1 drivers
v0x1afa930_0 .net *"_ivl_66", 0 0, L_0x1b00a40;  1 drivers
v0x1afaa10_0 .net *"_ivl_68", 0 0, L_0x1b00c70;  1 drivers
v0x1afaaf0_0 .net *"_ivl_70", 0 0, L_0x1b00ce0;  1 drivers
v0x1afabd0_0 .net *"_ivl_72", 0 0, L_0x1b00ed0;  1 drivers
v0x1afacb0_0 .net *"_ivl_74", 0 0, L_0x1b00f90;  1 drivers
v0x1afad90_0 .net *"_ivl_76", 0 0, L_0x1b00da0;  1 drivers
v0x1afae70_0 .net *"_ivl_78", 0 0, L_0x1b01140;  1 drivers
v0x1afaf50_0 .net *"_ivl_8", 0 0, L_0x1afea40;  1 drivers
v0x1afb030_0 .net *"_ivl_80", 0 0, L_0x1b013a0;  1 drivers
v0x1afb110_0 .net *"_ivl_82", 0 0, L_0x1b01410;  1 drivers
v0x1afb1f0_0 .net *"_ivl_84", 0 0, L_0x1b01630;  1 drivers
v0x1afb2d0_0 .net *"_ivl_86", 0 0, L_0x1b01900;  1 drivers
v0x1afb3b0_0 .net *"_ivl_88", 0 0, L_0x1b01d40;  1 drivers
v0x1afb490_0 .net *"_ivl_90", 0 0, L_0x1b01e50;  1 drivers
v0x1afb570_0 .net *"_ivl_92", 0 0, L_0x1b02250;  1 drivers
v0x1afb650_0 .net *"_ivl_94", 0 0, L_0x1b02310;  1 drivers
v0x1afb730_0 .net *"_ivl_96", 0 0, L_0x1b02510;  1 drivers
v0x1afb810_0 .net *"_ivl_98", 0 0, L_0x1b02620;  1 drivers
v0x1afb8f0_0 .net "a", 0 0, v0x1af7510_0;  alias, 1 drivers
v0x1afb990_0 .net "b", 0 0, v0x1af75b0_0;  alias, 1 drivers
v0x1afba80_0 .net "c", 0 0, v0x1af7650_0;  alias, 1 drivers
v0x1afbf80_0 .net "d", 0 0, v0x1af7790_0;  alias, 1 drivers
v0x1afc070_0 .net "out_pos", 0 0, L_0x1b03d50;  alias, 1 drivers
v0x1afc130_0 .net "out_sop", 0 0, L_0x1aff2b0;  alias, 1 drivers
S_0x1afc2b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1aa9040;
 .timescale -12 -12;
E_0x1a8f9f0 .event anyedge, v0x1afd0a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1afd0a0_0;
    %nor/r;
    %assign/vec4 v0x1afd0a0_0, 0;
    %wait E_0x1a8f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1af69e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af7880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1af7920_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1af69e0;
T_4 ;
    %wait E_0x1aa7820;
    %load/vec4 v0x1af79c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af7880_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1af69e0;
T_5 ;
    %wait E_0x1aa76c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %wait E_0x1aa76c0;
    %load/vec4 v0x1af7880_0;
    %store/vec4 v0x1af7920_0, 0, 1;
    %fork t_1, S_0x1af6d10;
    %jmp t_0;
    .scope S_0x1af6d10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1af6f50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1af6f50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1aa76c0;
    %load/vec4 v0x1af6f50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1af6f50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1af6f50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1af69e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aa7820;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1af7790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af7650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1af75b0_0, 0;
    %assign/vec4 v0x1af7510_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1af7880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1af7920_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1aa9040;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afcc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afd0a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1aa9040;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1afcc40_0;
    %inv;
    %store/vec4 v0x1afcc40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1aa9040;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1af76f0_0, v0x1afd210_0, v0x1afca60_0, v0x1afcb00_0, v0x1afcba0_0, v0x1afcce0_0, v0x1afcf60_0, v0x1afcec0_0, v0x1afce20_0, v0x1afcd80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1aa9040;
T_9 ;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1aa9040;
T_10 ;
    %wait E_0x1aa7820;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1afd000_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1afd000_0, 4, 32;
    %load/vec4 v0x1afd140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1afd000_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1afd000_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1afd000_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1afcf60_0;
    %load/vec4 v0x1afcf60_0;
    %load/vec4 v0x1afcec0_0;
    %xor;
    %load/vec4 v0x1afcf60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1afd000_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1afd000_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1afce20_0;
    %load/vec4 v0x1afce20_0;
    %load/vec4 v0x1afcd80_0;
    %xor;
    %load/vec4 v0x1afce20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1afd000_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1afd000_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1afd000_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response39/top_module.sv";
