
RealTimeLCD16x2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039b0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08003abc  08003abc  00004abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bc8  08003bc8  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003bc8  08003bc8  0000505c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003bc8  08003bc8  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bc8  08003bc8  00004bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003bcc  08003bcc  00004bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003bd0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000238  2000005c  08003c2c  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  08003c2c  00005294  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd46  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002407  00000000  00000000  00010dcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba0  00000000  00000000  000131d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f1  00000000  00000000  00013d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018309  00000000  00000000  00014669  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000101ee  00000000  00000000  0002c972  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086ecd  00000000  00000000  0003cb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c3a2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003328  00000000  00000000  000c3a70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000c6d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003aa4 	.word	0x08003aa4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003aa4 	.word	0x08003aa4

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4b23      	ldr	r3, [pc, #140]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a22      	ldr	r2, [pc, #136]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b20      	ldr	r3, [pc, #128]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000178:	4b1d      	ldr	r3, [pc, #116]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a1c      	ldr	r2, [pc, #112]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 800017e:	f043 0320 	orr.w	r3, r3, #32
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b1a      	ldr	r3, [pc, #104]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0320 	and.w	r3, r3, #32
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000190:	4b17      	ldr	r3, [pc, #92]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a16      	ldr	r2, [pc, #88]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 8000196:	f043 0304 	orr.w	r3, r3, #4
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b14      	ldr	r3, [pc, #80]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0304 	and.w	r3, r3, #4
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001a8:	4b11      	ldr	r3, [pc, #68]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	4a10      	ldr	r2, [pc, #64]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 80001ae:	f043 0308 	orr.w	r3, r3, #8
 80001b2:	6193      	str	r3, [r2, #24]
 80001b4:	4b0e      	ldr	r3, [pc, #56]	@ (80001f0 <MX_GPIO_Init+0xa4>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	f003 0308 	and.w	r3, r3, #8
 80001bc:	603b      	str	r3, [r7, #0]
 80001be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80001c0:	2200      	movs	r2, #0
 80001c2:	2120      	movs	r1, #32
 80001c4:	480b      	ldr	r0, [pc, #44]	@ (80001f4 <MX_GPIO_Init+0xa8>)
 80001c6:	f000 fefb 	bl	8000fc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80001ca:	2320      	movs	r3, #32
 80001cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001ce:	2301      	movs	r3, #1
 80001d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d2:	2300      	movs	r3, #0
 80001d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001d6:	2302      	movs	r3, #2
 80001d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001da:	f107 0310 	add.w	r3, r7, #16
 80001de:	4619      	mov	r1, r3
 80001e0:	4804      	ldr	r0, [pc, #16]	@ (80001f4 <MX_GPIO_Init+0xa8>)
 80001e2:	f000 fd69 	bl	8000cb8 <HAL_GPIO_Init>

}
 80001e6:	bf00      	nop
 80001e8:	3720      	adds	r7, #32
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40021000 	.word	0x40021000
 80001f4:	40010800 	.word	0x40010800

080001f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80001fc:	4b12      	ldr	r3, [pc, #72]	@ (8000248 <MX_I2C1_Init+0x50>)
 80001fe:	4a13      	ldr	r2, [pc, #76]	@ (800024c <MX_I2C1_Init+0x54>)
 8000200:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000202:	4b11      	ldr	r3, [pc, #68]	@ (8000248 <MX_I2C1_Init+0x50>)
 8000204:	4a12      	ldr	r2, [pc, #72]	@ (8000250 <MX_I2C1_Init+0x58>)
 8000206:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000208:	4b0f      	ldr	r3, [pc, #60]	@ (8000248 <MX_I2C1_Init+0x50>)
 800020a:	2200      	movs	r2, #0
 800020c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800020e:	4b0e      	ldr	r3, [pc, #56]	@ (8000248 <MX_I2C1_Init+0x50>)
 8000210:	2200      	movs	r2, #0
 8000212:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000214:	4b0c      	ldr	r3, [pc, #48]	@ (8000248 <MX_I2C1_Init+0x50>)
 8000216:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800021a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800021c:	4b0a      	ldr	r3, [pc, #40]	@ (8000248 <MX_I2C1_Init+0x50>)
 800021e:	2200      	movs	r2, #0
 8000220:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000222:	4b09      	ldr	r3, [pc, #36]	@ (8000248 <MX_I2C1_Init+0x50>)
 8000224:	2200      	movs	r2, #0
 8000226:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000228:	4b07      	ldr	r3, [pc, #28]	@ (8000248 <MX_I2C1_Init+0x50>)
 800022a:	2200      	movs	r2, #0
 800022c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800022e:	4b06      	ldr	r3, [pc, #24]	@ (8000248 <MX_I2C1_Init+0x50>)
 8000230:	2200      	movs	r2, #0
 8000232:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000234:	4804      	ldr	r0, [pc, #16]	@ (8000248 <MX_I2C1_Init+0x50>)
 8000236:	f000 fedb 	bl	8000ff0 <HAL_I2C_Init>
 800023a:	4603      	mov	r3, r0
 800023c:	2b00      	cmp	r3, #0
 800023e:	d001      	beq.n	8000244 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000240:	f000 fa25 	bl	800068e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000244:	bf00      	nop
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000078 	.word	0x20000078
 800024c:	40005400 	.word	0x40005400
 8000250:	00061a80 	.word	0x00061a80

08000254 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b08a      	sub	sp, #40	@ 0x28
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800025c:	f107 0314 	add.w	r3, r7, #20
 8000260:	2200      	movs	r2, #0
 8000262:	601a      	str	r2, [r3, #0]
 8000264:	605a      	str	r2, [r3, #4]
 8000266:	609a      	str	r2, [r3, #8]
 8000268:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4a1d      	ldr	r2, [pc, #116]	@ (80002e4 <HAL_I2C_MspInit+0x90>)
 8000270:	4293      	cmp	r3, r2
 8000272:	d132      	bne.n	80002da <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000274:	4b1c      	ldr	r3, [pc, #112]	@ (80002e8 <HAL_I2C_MspInit+0x94>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	4a1b      	ldr	r2, [pc, #108]	@ (80002e8 <HAL_I2C_MspInit+0x94>)
 800027a:	f043 0308 	orr.w	r3, r3, #8
 800027e:	6193      	str	r3, [r2, #24]
 8000280:	4b19      	ldr	r3, [pc, #100]	@ (80002e8 <HAL_I2C_MspInit+0x94>)
 8000282:	699b      	ldr	r3, [r3, #24]
 8000284:	f003 0308 	and.w	r3, r3, #8
 8000288:	613b      	str	r3, [r7, #16]
 800028a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800028c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000292:	2312      	movs	r3, #18
 8000294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000296:	2303      	movs	r3, #3
 8000298:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800029a:	f107 0314 	add.w	r3, r7, #20
 800029e:	4619      	mov	r1, r3
 80002a0:	4812      	ldr	r0, [pc, #72]	@ (80002ec <HAL_I2C_MspInit+0x98>)
 80002a2:	f000 fd09 	bl	8000cb8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80002a6:	4b12      	ldr	r3, [pc, #72]	@ (80002f0 <HAL_I2C_MspInit+0x9c>)
 80002a8:	685b      	ldr	r3, [r3, #4]
 80002aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80002ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002ae:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80002b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80002b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002b6:	f043 0302 	orr.w	r3, r3, #2
 80002ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80002bc:	4a0c      	ldr	r2, [pc, #48]	@ (80002f0 <HAL_I2C_MspInit+0x9c>)
 80002be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002c0:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80002c2:	4b09      	ldr	r3, [pc, #36]	@ (80002e8 <HAL_I2C_MspInit+0x94>)
 80002c4:	69db      	ldr	r3, [r3, #28]
 80002c6:	4a08      	ldr	r2, [pc, #32]	@ (80002e8 <HAL_I2C_MspInit+0x94>)
 80002c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80002cc:	61d3      	str	r3, [r2, #28]
 80002ce:	4b06      	ldr	r3, [pc, #24]	@ (80002e8 <HAL_I2C_MspInit+0x94>)
 80002d0:	69db      	ldr	r3, [r3, #28]
 80002d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80002d6:	60fb      	str	r3, [r7, #12]
 80002d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80002da:	bf00      	nop
 80002dc:	3728      	adds	r7, #40	@ 0x28
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	bf00      	nop
 80002e4:	40005400 	.word	0x40005400
 80002e8:	40021000 	.word	0x40021000
 80002ec:	40010c00 	.word	0x40010c00
 80002f0:	40010000 	.word	0x40010000

080002f4 <lcd_init>:
#include "i2c_lcd.h"
#include "i2c.h"

// Function to initialize the LCD
void lcd_init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
    // 4-bit initialization
    HAL_Delay(50);  // Wait for >40ms
 80002f8:	2032      	movs	r0, #50	@ 0x32
 80002fa:	f000 fbd5 	bl	8000aa8 <HAL_Delay>
    lcd_send_cmd(0x30);
 80002fe:	2030      	movs	r0, #48	@ 0x30
 8000300:	f000 f836 	bl	8000370 <lcd_send_cmd>
    HAL_Delay(5);   // Wait for >4.1ms
 8000304:	2005      	movs	r0, #5
 8000306:	f000 fbcf 	bl	8000aa8 <HAL_Delay>
    lcd_send_cmd(0x30);
 800030a:	2030      	movs	r0, #48	@ 0x30
 800030c:	f000 f830 	bl	8000370 <lcd_send_cmd>
    HAL_Delay(1);   // Wait for >100us
 8000310:	2001      	movs	r0, #1
 8000312:	f000 fbc9 	bl	8000aa8 <HAL_Delay>
    lcd_send_cmd(0x30);
 8000316:	2030      	movs	r0, #48	@ 0x30
 8000318:	f000 f82a 	bl	8000370 <lcd_send_cmd>
    HAL_Delay(10);
 800031c:	200a      	movs	r0, #10
 800031e:	f000 fbc3 	bl	8000aa8 <HAL_Delay>
    lcd_send_cmd(0x20);  // 4-bit mode
 8000322:	2020      	movs	r0, #32
 8000324:	f000 f824 	bl	8000370 <lcd_send_cmd>
    HAL_Delay(10);
 8000328:	200a      	movs	r0, #10
 800032a:	f000 fbbd 	bl	8000aa8 <HAL_Delay>

    // Display initialization
    lcd_send_cmd(LCD_CMD_FUNCTION_SET);  // Function set: DL=0 (4-bit mode), N=1 (2-line display), F=0 (5x8 characters)
 800032e:	2028      	movs	r0, #40	@ 0x28
 8000330:	f000 f81e 	bl	8000370 <lcd_send_cmd>
    HAL_Delay(1);
 8000334:	2001      	movs	r0, #1
 8000336:	f000 fbb7 	bl	8000aa8 <HAL_Delay>
    lcd_send_cmd(LCD_CMD_DISPLAY_OFF);   // Display off
 800033a:	2008      	movs	r0, #8
 800033c:	f000 f818 	bl	8000370 <lcd_send_cmd>
    HAL_Delay(1);
 8000340:	2001      	movs	r0, #1
 8000342:	f000 fbb1 	bl	8000aa8 <HAL_Delay>
    lcd_send_cmd(LCD_CMD_CLEAR_DISPLAY); // Clear display
 8000346:	2001      	movs	r0, #1
 8000348:	f000 f812 	bl	8000370 <lcd_send_cmd>
    HAL_Delay(2);
 800034c:	2002      	movs	r0, #2
 800034e:	f000 fbab 	bl	8000aa8 <HAL_Delay>
    lcd_send_cmd(LCD_CMD_ENTRY_MODE_SET); // Entry mode set: I/D=1 (increment cursor), S=0 (no shift)
 8000352:	2006      	movs	r0, #6
 8000354:	f000 f80c 	bl	8000370 <lcd_send_cmd>
    HAL_Delay(1);
 8000358:	2001      	movs	r0, #1
 800035a:	f000 fba5 	bl	8000aa8 <HAL_Delay>
    lcd_send_cmd(LCD_CMD_DISPLAY_ON);    // Display on: D=1, C=0, B=0 (Cursor and blink)
 800035e:	200c      	movs	r0, #12
 8000360:	f000 f806 	bl	8000370 <lcd_send_cmd>
    HAL_Delay(1);
 8000364:	2001      	movs	r0, #1
 8000366:	f000 fb9f 	bl	8000aa8 <HAL_Delay>
}
 800036a:	bf00      	nop
 800036c:	bd80      	pop	{r7, pc}
	...

08000370 <lcd_send_cmd>:

// Function to send a command to the LCD
HAL_StatusTypeDef lcd_send_cmd(uint8_t cmd)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b086      	sub	sp, #24
 8000374:	af02      	add	r7, sp, #8
 8000376:	4603      	mov	r3, r0
 8000378:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
    uint8_t data_t[4];

    data_u = (cmd & 0xF0); // Upper nibble
 800037a:	79fb      	ldrb	r3, [r7, #7]
 800037c:	f023 030f 	bic.w	r3, r3, #15
 8000380:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xF0); // Lower nibble
 8000382:	79fb      	ldrb	r3, [r7, #7]
 8000384:	011b      	lsls	r3, r3, #4
 8000386:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0C; // Enable high, RS low
 8000388:	7bfb      	ldrb	r3, [r7, #15]
 800038a:	f043 030c 	orr.w	r3, r3, #12
 800038e:	b2db      	uxtb	r3, r3
 8000390:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x08; // Enable low, RS low
 8000392:	7bfb      	ldrb	r3, [r7, #15]
 8000394:	f043 0308 	orr.w	r3, r3, #8
 8000398:	b2db      	uxtb	r3, r3
 800039a:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0C; // Enable high, RS low
 800039c:	7bbb      	ldrb	r3, [r7, #14]
 800039e:	f043 030c 	orr.w	r3, r3, #12
 80003a2:	b2db      	uxtb	r3, r3
 80003a4:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x08; // Enable low, RS low
 80003a6:	7bbb      	ldrb	r3, [r7, #14]
 80003a8:	f043 0308 	orr.w	r3, r3, #8
 80003ac:	b2db      	uxtb	r3, r3
 80003ae:	72fb      	strb	r3, [r7, #11]

    if (HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD << 1, (uint8_t *)data_t, 4, HAL_MAX_DELAY) != HAL_OK)
 80003b0:	f107 0208 	add.w	r2, r7, #8
 80003b4:	f04f 33ff 	mov.w	r3, #4294967295
 80003b8:	9300      	str	r3, [sp, #0]
 80003ba:	2304      	movs	r3, #4
 80003bc:	214e      	movs	r1, #78	@ 0x4e
 80003be:	4806      	ldr	r0, [pc, #24]	@ (80003d8 <lcd_send_cmd+0x68>)
 80003c0:	f000 ff5a 	bl	8001278 <HAL_I2C_Master_Transmit>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <lcd_send_cmd+0x5e>
    {
        // Handle error
        return HAL_ERROR;
 80003ca:	2301      	movs	r3, #1
 80003cc:	e000      	b.n	80003d0 <lcd_send_cmd+0x60>
    }
    return HAL_OK;
 80003ce:	2300      	movs	r3, #0
}
 80003d0:	4618      	mov	r0, r3
 80003d2:	3710      	adds	r7, #16
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	20000078 	.word	0x20000078

080003dc <lcd_send_data>:

// Function to send data to the LCD
HAL_StatusTypeDef lcd_send_data(uint8_t data)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b086      	sub	sp, #24
 80003e0:	af02      	add	r7, sp, #8
 80003e2:	4603      	mov	r3, r0
 80003e4:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
    uint8_t data_t[4];

    data_u = (data & 0xF0); // Upper nibble
 80003e6:	79fb      	ldrb	r3, [r7, #7]
 80003e8:	f023 030f 	bic.w	r3, r3, #15
 80003ec:	73fb      	strb	r3, [r7, #15]
    data_l = ((data << 4) & 0xF0); // Lower nibble
 80003ee:	79fb      	ldrb	r3, [r7, #7]
 80003f0:	011b      	lsls	r3, r3, #4
 80003f2:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0D; // Enable high, RS high
 80003f4:	7bfb      	ldrb	r3, [r7, #15]
 80003f6:	f043 030d 	orr.w	r3, r3, #13
 80003fa:	b2db      	uxtb	r3, r3
 80003fc:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x09; // Enable low, RS high
 80003fe:	7bfb      	ldrb	r3, [r7, #15]
 8000400:	f043 0309 	orr.w	r3, r3, #9
 8000404:	b2db      	uxtb	r3, r3
 8000406:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0D; // Enable high, RS high
 8000408:	7bbb      	ldrb	r3, [r7, #14]
 800040a:	f043 030d 	orr.w	r3, r3, #13
 800040e:	b2db      	uxtb	r3, r3
 8000410:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x09; // Enable low, RS high
 8000412:	7bbb      	ldrb	r3, [r7, #14]
 8000414:	f043 0309 	orr.w	r3, r3, #9
 8000418:	b2db      	uxtb	r3, r3
 800041a:	72fb      	strb	r3, [r7, #11]

    if (HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD << 1, (uint8_t *)data_t, 4, HAL_MAX_DELAY) != HAL_OK)
 800041c:	f107 0208 	add.w	r2, r7, #8
 8000420:	f04f 33ff 	mov.w	r3, #4294967295
 8000424:	9300      	str	r3, [sp, #0]
 8000426:	2304      	movs	r3, #4
 8000428:	214e      	movs	r1, #78	@ 0x4e
 800042a:	4806      	ldr	r0, [pc, #24]	@ (8000444 <lcd_send_data+0x68>)
 800042c:	f000 ff24 	bl	8001278 <HAL_I2C_Master_Transmit>
 8000430:	4603      	mov	r3, r0
 8000432:	2b00      	cmp	r3, #0
 8000434:	d001      	beq.n	800043a <lcd_send_data+0x5e>
    {
        // Handle error
        return HAL_ERROR;
 8000436:	2301      	movs	r3, #1
 8000438:	e000      	b.n	800043c <lcd_send_data+0x60>
    }
    return HAL_OK;
 800043a:	2300      	movs	r3, #0
}
 800043c:	4618      	mov	r0, r3
 800043e:	3710      	adds	r7, #16
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}
 8000444:	20000078 	.word	0x20000078

08000448 <lcd_send_string>:
    lcd_send_cmd(col); // Send command to set cursor position
}

// Function to send a string to the LCD
void lcd_send_string(char *str)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data(*str++); // Send each character of the string
 8000450:	e006      	b.n	8000460 <lcd_send_string+0x18>
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	1c5a      	adds	r2, r3, #1
 8000456:	607a      	str	r2, [r7, #4]
 8000458:	781b      	ldrb	r3, [r3, #0]
 800045a:	4618      	mov	r0, r3
 800045c:	f7ff ffbe 	bl	80003dc <lcd_send_data>
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	2b00      	cmp	r3, #0
 8000466:	d1f4      	bne.n	8000452 <lcd_send_string+0xa>
}
 8000468:	bf00      	nop
 800046a:	bf00      	nop
 800046c:	3708      	adds	r7, #8
 800046e:	46bd      	mov	sp, r7
 8000470:	bd80      	pop	{r7, pc}
	...

08000474 <get_Time>:
	  	    Error_Handler();
	  	  }
}

void get_Time()
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b084      	sub	sp, #16
 8000478:	af02      	add	r7, sp, #8
	RTC_TimeTypeDef gTime;
	    RTC_DateTypeDef gDate;

	    HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 800047a:	1d3b      	adds	r3, r7, #4
 800047c:	2201      	movs	r2, #1
 800047e:	4619      	mov	r1, r3
 8000480:	4833      	ldr	r0, [pc, #204]	@ (8000550 <get_Time+0xdc>)
 8000482:	f002 f8fd 	bl	8002680 <HAL_RTC_GetTime>
	    HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BCD);
 8000486:	463b      	mov	r3, r7
 8000488:	2201      	movs	r2, #1
 800048a:	4619      	mov	r1, r3
 800048c:	4830      	ldr	r0, [pc, #192]	@ (8000550 <get_Time+0xdc>)
 800048e:	f002 fa85 	bl	800299c <HAL_RTC_GetDate>

	    sprintf(time, "%02d:%02d:%02d",
	            BCD2DEC(gTime.Hours),
 8000492:	793b      	ldrb	r3, [r7, #4]
 8000494:	091b      	lsrs	r3, r3, #4
 8000496:	b2db      	uxtb	r3, r3
 8000498:	461a      	mov	r2, r3
 800049a:	4613      	mov	r3, r2
 800049c:	009b      	lsls	r3, r3, #2
 800049e:	4413      	add	r3, r2
 80004a0:	005b      	lsls	r3, r3, #1
 80004a2:	461a      	mov	r2, r3
 80004a4:	793b      	ldrb	r3, [r7, #4]
 80004a6:	f003 030f 	and.w	r3, r3, #15
	    sprintf(time, "%02d:%02d:%02d",
 80004aa:	441a      	add	r2, r3
	            BCD2DEC(gTime.Minutes),
 80004ac:	797b      	ldrb	r3, [r7, #5]
 80004ae:	091b      	lsrs	r3, r3, #4
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	4619      	mov	r1, r3
 80004b4:	460b      	mov	r3, r1
 80004b6:	009b      	lsls	r3, r3, #2
 80004b8:	440b      	add	r3, r1
 80004ba:	005b      	lsls	r3, r3, #1
 80004bc:	4619      	mov	r1, r3
 80004be:	797b      	ldrb	r3, [r7, #5]
 80004c0:	f003 030f 	and.w	r3, r3, #15
	    sprintf(time, "%02d:%02d:%02d",
 80004c4:	4419      	add	r1, r3
	            BCD2DEC(gTime.Seconds));
 80004c6:	79bb      	ldrb	r3, [r7, #6]
 80004c8:	091b      	lsrs	r3, r3, #4
 80004ca:	b2db      	uxtb	r3, r3
 80004cc:	4618      	mov	r0, r3
 80004ce:	4603      	mov	r3, r0
 80004d0:	009b      	lsls	r3, r3, #2
 80004d2:	4403      	add	r3, r0
 80004d4:	005b      	lsls	r3, r3, #1
 80004d6:	4618      	mov	r0, r3
 80004d8:	79bb      	ldrb	r3, [r7, #6]
 80004da:	f003 030f 	and.w	r3, r3, #15
	    sprintf(time, "%02d:%02d:%02d",
 80004de:	4403      	add	r3, r0
 80004e0:	9300      	str	r3, [sp, #0]
 80004e2:	460b      	mov	r3, r1
 80004e4:	491b      	ldr	r1, [pc, #108]	@ (8000554 <get_Time+0xe0>)
 80004e6:	481c      	ldr	r0, [pc, #112]	@ (8000558 <get_Time+0xe4>)
 80004e8:	f002 fe2c 	bl	8003144 <siprintf>

	    sprintf(date, "%02d-%02d-20%02d",
	            BCD2DEC(gDate.Date),
 80004ec:	78bb      	ldrb	r3, [r7, #2]
 80004ee:	091b      	lsrs	r3, r3, #4
 80004f0:	b2db      	uxtb	r3, r3
 80004f2:	461a      	mov	r2, r3
 80004f4:	4613      	mov	r3, r2
 80004f6:	009b      	lsls	r3, r3, #2
 80004f8:	4413      	add	r3, r2
 80004fa:	005b      	lsls	r3, r3, #1
 80004fc:	461a      	mov	r2, r3
 80004fe:	78bb      	ldrb	r3, [r7, #2]
 8000500:	f003 030f 	and.w	r3, r3, #15
	    sprintf(date, "%02d-%02d-20%02d",
 8000504:	441a      	add	r2, r3
	            BCD2DEC(gDate.Month),
 8000506:	787b      	ldrb	r3, [r7, #1]
 8000508:	091b      	lsrs	r3, r3, #4
 800050a:	b2db      	uxtb	r3, r3
 800050c:	4619      	mov	r1, r3
 800050e:	460b      	mov	r3, r1
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	440b      	add	r3, r1
 8000514:	005b      	lsls	r3, r3, #1
 8000516:	4619      	mov	r1, r3
 8000518:	787b      	ldrb	r3, [r7, #1]
 800051a:	f003 030f 	and.w	r3, r3, #15
	    sprintf(date, "%02d-%02d-20%02d",
 800051e:	4419      	add	r1, r3
	            BCD2DEC(gDate.Year)
 8000520:	78fb      	ldrb	r3, [r7, #3]
 8000522:	091b      	lsrs	r3, r3, #4
 8000524:	b2db      	uxtb	r3, r3
 8000526:	4618      	mov	r0, r3
 8000528:	4603      	mov	r3, r0
 800052a:	009b      	lsls	r3, r3, #2
 800052c:	4403      	add	r3, r0
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	4618      	mov	r0, r3
 8000532:	78fb      	ldrb	r3, [r7, #3]
 8000534:	f003 030f 	and.w	r3, r3, #15
	    sprintf(date, "%02d-%02d-20%02d",
 8000538:	4403      	add	r3, r0
 800053a:	9300      	str	r3, [sp, #0]
 800053c:	460b      	mov	r3, r1
 800053e:	4907      	ldr	r1, [pc, #28]	@ (800055c <get_Time+0xe8>)
 8000540:	4807      	ldr	r0, [pc, #28]	@ (8000560 <get_Time+0xec>)
 8000542:	f002 fdff 	bl	8003144 <siprintf>
//				BCD2DEC(gDate.WeekDay)
				);

}
 8000546:	bf00      	nop
 8000548:	3708      	adds	r7, #8
 800054a:	46bd      	mov	sp, r7
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	200000e8 	.word	0x200000e8
 8000554:	08003b30 	.word	0x08003b30
 8000558:	200000cc 	.word	0x200000cc
 800055c:	08003b40 	.word	0x08003b40
 8000560:	200000d8 	.word	0x200000d8

08000564 <display_time>:

void display_time(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80);
 8000568:	2080      	movs	r0, #128	@ 0x80
 800056a:	f7ff ff01 	bl	8000370 <lcd_send_cmd>
	lcd_send_string(time);
 800056e:	4805      	ldr	r0, [pc, #20]	@ (8000584 <display_time+0x20>)
 8000570:	f7ff ff6a 	bl	8000448 <lcd_send_string>
	lcd_send_cmd(0xc0);
 8000574:	20c0      	movs	r0, #192	@ 0xc0
 8000576:	f7ff fefb 	bl	8000370 <lcd_send_cmd>
	lcd_send_string(date);
 800057a:	4803      	ldr	r0, [pc, #12]	@ (8000588 <display_time+0x24>)
 800057c:	f7ff ff64 	bl	8000448 <lcd_send_string>
}
 8000580:	bf00      	nop
 8000582:	bd80      	pop	{r7, pc}
 8000584:	200000cc 	.word	0x200000cc
 8000588:	200000d8 	.word	0x200000d8

0800058c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000590:	f000 fa28 	bl	80009e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000594:	f000 f81e 	bl	80005d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000598:	f7ff fdd8 	bl	800014c <MX_GPIO_Init>
  MX_I2C1_Init();
 800059c:	f7ff fe2c 	bl	80001f8 <MX_I2C1_Init>
  MX_RTC_Init();
 80005a0:	f000 f87c 	bl	800069c <MX_RTC_Init>
  MX_USART1_UART_Init();
 80005a4:	f000 f982 	bl	80008ac <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 80005a8:	f7ff fea4 	bl	80002f4 <lcd_init>
	  lcd_send_string("My wife.");
	  HAL_Delay(50);
#endif
//	  lcd_put_cursor(0, 0);
//	  lcd_send_string("Hello Stefani <3!");
		if (HAL_GetTick() - last >= 1000) {
 80005ac:	f000 fa72 	bl	8000a94 <HAL_GetTick>
 80005b0:	4602      	mov	r2, r0
 80005b2:	4b07      	ldr	r3, [pc, #28]	@ (80005d0 <main+0x44>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	1ad3      	subs	r3, r2, r3
 80005b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80005bc:	d3f6      	bcc.n	80005ac <main+0x20>
			get_Time();
 80005be:	f7ff ff59 	bl	8000474 <get_Time>
			display_time();
 80005c2:	f7ff ffcf 	bl	8000564 <display_time>
			HAL_Delay(500);
 80005c6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005ca:	f000 fa6d 	bl	8000aa8 <HAL_Delay>
		if (HAL_GetTick() - last >= 1000) {
 80005ce:	e7ed      	b.n	80005ac <main+0x20>
 80005d0:	200000e4 	.word	0x200000e4

080005d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b094      	sub	sp, #80	@ 0x50
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005de:	2228      	movs	r2, #40	@ 0x28
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f002 fdd0 	bl	8003188 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	f107 0314 	add.w	r3, r7, #20
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
 80005f2:	609a      	str	r2, [r3, #8]
 80005f4:	60da      	str	r2, [r3, #12]
 80005f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2200      	movs	r2, #0
 80005fc:	601a      	str	r2, [r3, #0]
 80005fe:	605a      	str	r2, [r3, #4]
 8000600:	609a      	str	r2, [r3, #8]
 8000602:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000604:	2305      	movs	r3, #5
 8000606:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000608:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800060c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800060e:	2300      	movs	r3, #0
 8000610:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000612:	2301      	movs	r3, #1
 8000614:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000616:	2301      	movs	r3, #1
 8000618:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800061a:	2302      	movs	r3, #2
 800061c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800061e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000622:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000624:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000628:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800062a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800062e:	4618      	mov	r0, r3
 8000630:	f001 f986 	bl	8001940 <HAL_RCC_OscConfig>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800063a:	f000 f828 	bl	800068e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800063e:	230f      	movs	r3, #15
 8000640:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000642:	2302      	movs	r3, #2
 8000644:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000646:	2300      	movs	r3, #0
 8000648:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800064a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800064e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000650:	2300      	movs	r3, #0
 8000652:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000654:	f107 0314 	add.w	r3, r7, #20
 8000658:	2102      	movs	r1, #2
 800065a:	4618      	mov	r0, r3
 800065c:	f001 fbf2 	bl	8001e44 <HAL_RCC_ClockConfig>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000666:	f000 f812 	bl	800068e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800066a:	2301      	movs	r3, #1
 800066c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800066e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000672:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	4618      	mov	r0, r3
 8000678:	f001 fd72 	bl	8002160 <HAL_RCCEx_PeriphCLKConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000682:	f000 f804 	bl	800068e <Error_Handler>
  }
}
 8000686:	bf00      	nop
 8000688:	3750      	adds	r7, #80	@ 0x50
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}

0800068e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800068e:	b480      	push	{r7}
 8000690:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000692:	b672      	cpsid	i
}
 8000694:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000696:	bf00      	nop
 8000698:	e7fd      	b.n	8000696 <Error_Handler+0x8>
	...

0800069c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80006a2:	1d3b      	adds	r3, r7, #4
 80006a4:	2100      	movs	r1, #0
 80006a6:	460a      	mov	r2, r1
 80006a8:	801a      	strh	r2, [r3, #0]
 80006aa:	460a      	mov	r2, r1
 80006ac:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80006ae:	2300      	movs	r3, #0
 80006b0:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000728 <MX_RTC_Init+0x8c>)
 80006b4:	4a1d      	ldr	r2, [pc, #116]	@ (800072c <MX_RTC_Init+0x90>)
 80006b6:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80006b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000728 <MX_RTC_Init+0x8c>)
 80006ba:	f04f 32ff 	mov.w	r2, #4294967295
 80006be:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80006c0:	4b19      	ldr	r3, [pc, #100]	@ (8000728 <MX_RTC_Init+0x8c>)
 80006c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006c6:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006c8:	4817      	ldr	r0, [pc, #92]	@ (8000728 <MX_RTC_Init+0x8c>)
 80006ca:	f001 feb5 	bl	8002438 <HAL_RTC_Init>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80006d4:	f7ff ffdb 	bl	800068e <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x23;
 80006d8:	2323      	movs	r3, #35	@ 0x23
 80006da:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x59;
 80006dc:	2359      	movs	r3, #89	@ 0x59
 80006de:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x59;
 80006e0:	2359      	movs	r3, #89	@ 0x59
 80006e2:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2201      	movs	r2, #1
 80006e8:	4619      	mov	r1, r3
 80006ea:	480f      	ldr	r0, [pc, #60]	@ (8000728 <MX_RTC_Init+0x8c>)
 80006ec:	f001 ff30 	bl	8002550 <HAL_RTC_SetTime>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 80006f6:	f7ff ffca 	bl	800068e <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80006fa:	2301      	movs	r3, #1
 80006fc:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80006fe:	2301      	movs	r3, #1
 8000700:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8000702:	2301      	movs	r3, #1
 8000704:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8000706:	2300      	movs	r3, #0
 8000708:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800070a:	463b      	mov	r3, r7
 800070c:	2201      	movs	r2, #1
 800070e:	4619      	mov	r1, r3
 8000710:	4805      	ldr	r0, [pc, #20]	@ (8000728 <MX_RTC_Init+0x8c>)
 8000712:	f002 f88d 	bl	8002830 <HAL_RTC_SetDate>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 800071c:	f7ff ffb7 	bl	800068e <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000720:	bf00      	nop
 8000722:	3708      	adds	r7, #8
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	200000e8 	.word	0x200000e8
 800072c:	40002800 	.word	0x40002800

08000730 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a0b      	ldr	r2, [pc, #44]	@ (800076c <HAL_RTC_MspInit+0x3c>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d110      	bne.n	8000764 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000742:	f001 f8f1 	bl	8001928 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000746:	4b0a      	ldr	r3, [pc, #40]	@ (8000770 <HAL_RTC_MspInit+0x40>)
 8000748:	69db      	ldr	r3, [r3, #28]
 800074a:	4a09      	ldr	r2, [pc, #36]	@ (8000770 <HAL_RTC_MspInit+0x40>)
 800074c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000750:	61d3      	str	r3, [r2, #28]
 8000752:	4b07      	ldr	r3, [pc, #28]	@ (8000770 <HAL_RTC_MspInit+0x40>)
 8000754:	69db      	ldr	r3, [r3, #28]
 8000756:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800075e:	4b05      	ldr	r3, [pc, #20]	@ (8000774 <HAL_RTC_MspInit+0x44>)
 8000760:	2201      	movs	r2, #1
 8000762:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000764:	bf00      	nop
 8000766:	3710      	adds	r7, #16
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40002800 	.word	0x40002800
 8000770:	40021000 	.word	0x40021000
 8000774:	4242043c 	.word	0x4242043c

08000778 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800077e:	4b15      	ldr	r3, [pc, #84]	@ (80007d4 <HAL_MspInit+0x5c>)
 8000780:	699b      	ldr	r3, [r3, #24]
 8000782:	4a14      	ldr	r2, [pc, #80]	@ (80007d4 <HAL_MspInit+0x5c>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	6193      	str	r3, [r2, #24]
 800078a:	4b12      	ldr	r3, [pc, #72]	@ (80007d4 <HAL_MspInit+0x5c>)
 800078c:	699b      	ldr	r3, [r3, #24]
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	60bb      	str	r3, [r7, #8]
 8000794:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000796:	4b0f      	ldr	r3, [pc, #60]	@ (80007d4 <HAL_MspInit+0x5c>)
 8000798:	69db      	ldr	r3, [r3, #28]
 800079a:	4a0e      	ldr	r2, [pc, #56]	@ (80007d4 <HAL_MspInit+0x5c>)
 800079c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007a0:	61d3      	str	r3, [r2, #28]
 80007a2:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <HAL_MspInit+0x5c>)
 80007a4:	69db      	ldr	r3, [r3, #28]
 80007a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80007ae:	4b0a      	ldr	r3, [pc, #40]	@ (80007d8 <HAL_MspInit+0x60>)
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	60fb      	str	r3, [r7, #12]
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80007c2:	60fb      	str	r3, [r7, #12]
 80007c4:	4a04      	ldr	r2, [pc, #16]	@ (80007d8 <HAL_MspInit+0x60>)
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ca:	bf00      	nop
 80007cc:	3714      	adds	r7, #20
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bc80      	pop	{r7}
 80007d2:	4770      	bx	lr
 80007d4:	40021000 	.word	0x40021000
 80007d8:	40010000 	.word	0x40010000

080007dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <NMI_Handler+0x4>

080007e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <HardFault_Handler+0x4>

080007ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007f0:	bf00      	nop
 80007f2:	e7fd      	b.n	80007f0 <MemManage_Handler+0x4>

080007f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007f8:	bf00      	nop
 80007fa:	e7fd      	b.n	80007f8 <BusFault_Handler+0x4>

080007fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <UsageFault_Handler+0x4>

08000804 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr

08000810 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	bc80      	pop	{r7}
 800081a:	4770      	bx	lr

0800081c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	bc80      	pop	{r7}
 8000826:	4770      	bx	lr

08000828 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800082c:	f000 f920 	bl	8000a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}

08000834 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800083c:	4a14      	ldr	r2, [pc, #80]	@ (8000890 <_sbrk+0x5c>)
 800083e:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <_sbrk+0x60>)
 8000840:	1ad3      	subs	r3, r2, r3
 8000842:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000848:	4b13      	ldr	r3, [pc, #76]	@ (8000898 <_sbrk+0x64>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d102      	bne.n	8000856 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000850:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <_sbrk+0x64>)
 8000852:	4a12      	ldr	r2, [pc, #72]	@ (800089c <_sbrk+0x68>)
 8000854:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000856:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <_sbrk+0x64>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	4413      	add	r3, r2
 800085e:	693a      	ldr	r2, [r7, #16]
 8000860:	429a      	cmp	r2, r3
 8000862:	d207      	bcs.n	8000874 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000864:	f002 fc98 	bl	8003198 <__errno>
 8000868:	4603      	mov	r3, r0
 800086a:	220c      	movs	r2, #12
 800086c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800086e:	f04f 33ff 	mov.w	r3, #4294967295
 8000872:	e009      	b.n	8000888 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000874:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <_sbrk+0x64>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800087a:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <_sbrk+0x64>)
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	4413      	add	r3, r2
 8000882:	4a05      	ldr	r2, [pc, #20]	@ (8000898 <_sbrk+0x64>)
 8000884:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000886:	68fb      	ldr	r3, [r7, #12]
}
 8000888:	4618      	mov	r0, r3
 800088a:	3718      	adds	r7, #24
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20005000 	.word	0x20005000
 8000894:	00000400 	.word	0x00000400
 8000898:	200000fc 	.word	0x200000fc
 800089c:	20000298 	.word	0x20000298

080008a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bc80      	pop	{r7}
 80008aa:	4770      	bx	lr

080008ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008b0:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <MX_USART1_UART_Init+0x4c>)
 80008b2:	4a12      	ldr	r2, [pc, #72]	@ (80008fc <MX_USART1_UART_Init+0x50>)
 80008b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008b6:	4b10      	ldr	r3, [pc, #64]	@ (80008f8 <MX_USART1_UART_Init+0x4c>)
 80008b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008be:	4b0e      	ldr	r3, [pc, #56]	@ (80008f8 <MX_USART1_UART_Init+0x4c>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	@ (80008f8 <MX_USART1_UART_Init+0x4c>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008ca:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <MX_USART1_UART_Init+0x4c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008d0:	4b09      	ldr	r3, [pc, #36]	@ (80008f8 <MX_USART1_UART_Init+0x4c>)
 80008d2:	220c      	movs	r2, #12
 80008d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d6:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <MX_USART1_UART_Init+0x4c>)
 80008d8:	2200      	movs	r2, #0
 80008da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008dc:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <MX_USART1_UART_Init+0x4c>)
 80008de:	2200      	movs	r2, #0
 80008e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008e2:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <MX_USART1_UART_Init+0x4c>)
 80008e4:	f002 fb50 	bl	8002f88 <HAL_UART_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008ee:	f7ff fece 	bl	800068e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000100 	.word	0x20000100
 80008fc:	40013800 	.word	0x40013800

08000900 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b088      	sub	sp, #32
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000908:	f107 0310 	add.w	r3, r7, #16
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	605a      	str	r2, [r3, #4]
 8000912:	609a      	str	r2, [r3, #8]
 8000914:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4a1c      	ldr	r2, [pc, #112]	@ (800098c <HAL_UART_MspInit+0x8c>)
 800091c:	4293      	cmp	r3, r2
 800091e:	d131      	bne.n	8000984 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000920:	4b1b      	ldr	r3, [pc, #108]	@ (8000990 <HAL_UART_MspInit+0x90>)
 8000922:	699b      	ldr	r3, [r3, #24]
 8000924:	4a1a      	ldr	r2, [pc, #104]	@ (8000990 <HAL_UART_MspInit+0x90>)
 8000926:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800092a:	6193      	str	r3, [r2, #24]
 800092c:	4b18      	ldr	r3, [pc, #96]	@ (8000990 <HAL_UART_MspInit+0x90>)
 800092e:	699b      	ldr	r3, [r3, #24]
 8000930:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000934:	60fb      	str	r3, [r7, #12]
 8000936:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000938:	4b15      	ldr	r3, [pc, #84]	@ (8000990 <HAL_UART_MspInit+0x90>)
 800093a:	699b      	ldr	r3, [r3, #24]
 800093c:	4a14      	ldr	r2, [pc, #80]	@ (8000990 <HAL_UART_MspInit+0x90>)
 800093e:	f043 0304 	orr.w	r3, r3, #4
 8000942:	6193      	str	r3, [r2, #24]
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <HAL_UART_MspInit+0x90>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	f003 0304 	and.w	r3, r3, #4
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000950:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000954:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
 8000958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800095a:	2303      	movs	r3, #3
 800095c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095e:	f107 0310 	add.w	r3, r7, #16
 8000962:	4619      	mov	r1, r3
 8000964:	480b      	ldr	r0, [pc, #44]	@ (8000994 <HAL_UART_MspInit+0x94>)
 8000966:	f000 f9a7 	bl	8000cb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800096a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800096e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000970:	2300      	movs	r3, #0
 8000972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000978:	f107 0310 	add.w	r3, r7, #16
 800097c:	4619      	mov	r1, r3
 800097e:	4805      	ldr	r0, [pc, #20]	@ (8000994 <HAL_UART_MspInit+0x94>)
 8000980:	f000 f99a 	bl	8000cb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000984:	bf00      	nop
 8000986:	3720      	adds	r7, #32
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40013800 	.word	0x40013800
 8000990:	40021000 	.word	0x40021000
 8000994:	40010800 	.word	0x40010800

08000998 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000998:	f7ff ff82 	bl	80008a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800099c:	480b      	ldr	r0, [pc, #44]	@ (80009cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800099e:	490c      	ldr	r1, [pc, #48]	@ (80009d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009a0:	4a0c      	ldr	r2, [pc, #48]	@ (80009d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80009a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a4:	e002      	b.n	80009ac <LoopCopyDataInit>

080009a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009aa:	3304      	adds	r3, #4

080009ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b0:	d3f9      	bcc.n	80009a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009b2:	4a09      	ldr	r2, [pc, #36]	@ (80009d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009b4:	4c09      	ldr	r4, [pc, #36]	@ (80009dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b8:	e001      	b.n	80009be <LoopFillZerobss>

080009ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009bc:	3204      	adds	r2, #4

080009be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c0:	d3fb      	bcc.n	80009ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009c2:	f002 fbef 	bl	80031a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009c6:	f7ff fde1 	bl	800058c <main>
  bx lr
 80009ca:	4770      	bx	lr
  ldr r0, =_sdata
 80009cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80009d4:	08003bd0 	.word	0x08003bd0
  ldr r2, =_sbss
 80009d8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80009dc:	20000294 	.word	0x20000294

080009e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009e0:	e7fe      	b.n	80009e0 <ADC1_2_IRQHandler>
	...

080009e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009e8:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <HAL_Init+0x28>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a07      	ldr	r2, [pc, #28]	@ (8000a0c <HAL_Init+0x28>)
 80009ee:	f043 0310 	orr.w	r3, r3, #16
 80009f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009f4:	2003      	movs	r0, #3
 80009f6:	f000 f92b 	bl	8000c50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009fa:	2000      	movs	r0, #0
 80009fc:	f000 f808 	bl	8000a10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a00:	f7ff feba 	bl	8000778 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a04:	2300      	movs	r3, #0
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40022000 	.word	0x40022000

08000a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a18:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <HAL_InitTick+0x54>)
 8000a1a:	681a      	ldr	r2, [r3, #0]
 8000a1c:	4b12      	ldr	r3, [pc, #72]	@ (8000a68 <HAL_InitTick+0x58>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	4619      	mov	r1, r3
 8000a22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f000 f935 	bl	8000c9e <HAL_SYSTICK_Config>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e00e      	b.n	8000a5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2b0f      	cmp	r3, #15
 8000a42:	d80a      	bhi.n	8000a5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a44:	2200      	movs	r2, #0
 8000a46:	6879      	ldr	r1, [r7, #4]
 8000a48:	f04f 30ff 	mov.w	r0, #4294967295
 8000a4c:	f000 f90b 	bl	8000c66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a50:	4a06      	ldr	r2, [pc, #24]	@ (8000a6c <HAL_InitTick+0x5c>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a56:	2300      	movs	r3, #0
 8000a58:	e000      	b.n	8000a5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	20000000 	.word	0x20000000
 8000a68:	20000008 	.word	0x20000008
 8000a6c:	20000004 	.word	0x20000004

08000a70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a74:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <HAL_IncTick+0x1c>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	4b05      	ldr	r3, [pc, #20]	@ (8000a90 <HAL_IncTick+0x20>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4413      	add	r3, r2
 8000a80:	4a03      	ldr	r2, [pc, #12]	@ (8000a90 <HAL_IncTick+0x20>)
 8000a82:	6013      	str	r3, [r2, #0]
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bc80      	pop	{r7}
 8000a8a:	4770      	bx	lr
 8000a8c:	20000008 	.word	0x20000008
 8000a90:	20000148 	.word	0x20000148

08000a94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  return uwTick;
 8000a98:	4b02      	ldr	r3, [pc, #8]	@ (8000aa4 <HAL_GetTick+0x10>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bc80      	pop	{r7}
 8000aa2:	4770      	bx	lr
 8000aa4:	20000148 	.word	0x20000148

08000aa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ab0:	f7ff fff0 	bl	8000a94 <HAL_GetTick>
 8000ab4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ac0:	d005      	beq.n	8000ace <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8000aec <HAL_Delay+0x44>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	4413      	add	r3, r2
 8000acc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ace:	bf00      	nop
 8000ad0:	f7ff ffe0 	bl	8000a94 <HAL_GetTick>
 8000ad4:	4602      	mov	r2, r0
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	68fa      	ldr	r2, [r7, #12]
 8000adc:	429a      	cmp	r2, r3
 8000ade:	d8f7      	bhi.n	8000ad0 <HAL_Delay+0x28>
  {
  }
}
 8000ae0:	bf00      	nop
 8000ae2:	bf00      	nop
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000008 	.word	0x20000008

08000af0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b085      	sub	sp, #20
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	f003 0307 	and.w	r3, r3, #7
 8000afe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b00:	4b0c      	ldr	r3, [pc, #48]	@ (8000b34 <__NVIC_SetPriorityGrouping+0x44>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b06:	68ba      	ldr	r2, [r7, #8]
 8000b08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b22:	4a04      	ldr	r2, [pc, #16]	@ (8000b34 <__NVIC_SetPriorityGrouping+0x44>)
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	60d3      	str	r3, [r2, #12]
}
 8000b28:	bf00      	nop
 8000b2a:	3714      	adds	r7, #20
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bc80      	pop	{r7}
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	e000ed00 	.word	0xe000ed00

08000b38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b3c:	4b04      	ldr	r3, [pc, #16]	@ (8000b50 <__NVIC_GetPriorityGrouping+0x18>)
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	0a1b      	lsrs	r3, r3, #8
 8000b42:	f003 0307 	and.w	r3, r3, #7
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bc80      	pop	{r7}
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	6039      	str	r1, [r7, #0]
 8000b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db0a      	blt.n	8000b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	490c      	ldr	r1, [pc, #48]	@ (8000ba0 <__NVIC_SetPriority+0x4c>)
 8000b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b72:	0112      	lsls	r2, r2, #4
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	440b      	add	r3, r1
 8000b78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b7c:	e00a      	b.n	8000b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4908      	ldr	r1, [pc, #32]	@ (8000ba4 <__NVIC_SetPriority+0x50>)
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	f003 030f 	and.w	r3, r3, #15
 8000b8a:	3b04      	subs	r3, #4
 8000b8c:	0112      	lsls	r2, r2, #4
 8000b8e:	b2d2      	uxtb	r2, r2
 8000b90:	440b      	add	r3, r1
 8000b92:	761a      	strb	r2, [r3, #24]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	e000e100 	.word	0xe000e100
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	@ 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bbc:	69fb      	ldr	r3, [r7, #28]
 8000bbe:	f1c3 0307 	rsb	r3, r3, #7
 8000bc2:	2b04      	cmp	r3, #4
 8000bc4:	bf28      	it	cs
 8000bc6:	2304      	movcs	r3, #4
 8000bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3304      	adds	r3, #4
 8000bce:	2b06      	cmp	r3, #6
 8000bd0:	d902      	bls.n	8000bd8 <NVIC_EncodePriority+0x30>
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	3b03      	subs	r3, #3
 8000bd6:	e000      	b.n	8000bda <NVIC_EncodePriority+0x32>
 8000bd8:	2300      	movs	r3, #0
 8000bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8000be0:	69bb      	ldr	r3, [r7, #24]
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43da      	mvns	r2, r3
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	401a      	ands	r2, r3
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfa:	43d9      	mvns	r1, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c00:	4313      	orrs	r3, r2
         );
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3724      	adds	r7, #36	@ 0x24
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bc80      	pop	{r7}
 8000c0a:	4770      	bx	lr

08000c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c1c:	d301      	bcc.n	8000c22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e00f      	b.n	8000c42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c22:	4a0a      	ldr	r2, [pc, #40]	@ (8000c4c <SysTick_Config+0x40>)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	3b01      	subs	r3, #1
 8000c28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c2a:	210f      	movs	r1, #15
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	f7ff ff90 	bl	8000b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <SysTick_Config+0x40>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c3a:	4b04      	ldr	r3, [pc, #16]	@ (8000c4c <SysTick_Config+0x40>)
 8000c3c:	2207      	movs	r2, #7
 8000c3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c40:	2300      	movs	r3, #0
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	e000e010 	.word	0xe000e010

08000c50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f7ff ff49 	bl	8000af0 <__NVIC_SetPriorityGrouping>
}
 8000c5e:	bf00      	nop
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b086      	sub	sp, #24
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	60b9      	str	r1, [r7, #8]
 8000c70:	607a      	str	r2, [r7, #4]
 8000c72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c74:	2300      	movs	r3, #0
 8000c76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c78:	f7ff ff5e 	bl	8000b38 <__NVIC_GetPriorityGrouping>
 8000c7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	68b9      	ldr	r1, [r7, #8]
 8000c82:	6978      	ldr	r0, [r7, #20]
 8000c84:	f7ff ff90 	bl	8000ba8 <NVIC_EncodePriority>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c8e:	4611      	mov	r1, r2
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff ff5f 	bl	8000b54 <__NVIC_SetPriority>
}
 8000c96:	bf00      	nop
 8000c98:	3718      	adds	r7, #24
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b082      	sub	sp, #8
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f7ff ffb0 	bl	8000c0c <SysTick_Config>
 8000cac:	4603      	mov	r3, r0
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
	...

08000cb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b08b      	sub	sp, #44	@ 0x2c
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cca:	e169      	b.n	8000fa0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	69fa      	ldr	r2, [r7, #28]
 8000cdc:	4013      	ands	r3, r2
 8000cde:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ce0:	69ba      	ldr	r2, [r7, #24]
 8000ce2:	69fb      	ldr	r3, [r7, #28]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	f040 8158 	bne.w	8000f9a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	4a9a      	ldr	r2, [pc, #616]	@ (8000f58 <HAL_GPIO_Init+0x2a0>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d05e      	beq.n	8000db2 <HAL_GPIO_Init+0xfa>
 8000cf4:	4a98      	ldr	r2, [pc, #608]	@ (8000f58 <HAL_GPIO_Init+0x2a0>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d875      	bhi.n	8000de6 <HAL_GPIO_Init+0x12e>
 8000cfa:	4a98      	ldr	r2, [pc, #608]	@ (8000f5c <HAL_GPIO_Init+0x2a4>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d058      	beq.n	8000db2 <HAL_GPIO_Init+0xfa>
 8000d00:	4a96      	ldr	r2, [pc, #600]	@ (8000f5c <HAL_GPIO_Init+0x2a4>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d86f      	bhi.n	8000de6 <HAL_GPIO_Init+0x12e>
 8000d06:	4a96      	ldr	r2, [pc, #600]	@ (8000f60 <HAL_GPIO_Init+0x2a8>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d052      	beq.n	8000db2 <HAL_GPIO_Init+0xfa>
 8000d0c:	4a94      	ldr	r2, [pc, #592]	@ (8000f60 <HAL_GPIO_Init+0x2a8>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d869      	bhi.n	8000de6 <HAL_GPIO_Init+0x12e>
 8000d12:	4a94      	ldr	r2, [pc, #592]	@ (8000f64 <HAL_GPIO_Init+0x2ac>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d04c      	beq.n	8000db2 <HAL_GPIO_Init+0xfa>
 8000d18:	4a92      	ldr	r2, [pc, #584]	@ (8000f64 <HAL_GPIO_Init+0x2ac>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d863      	bhi.n	8000de6 <HAL_GPIO_Init+0x12e>
 8000d1e:	4a92      	ldr	r2, [pc, #584]	@ (8000f68 <HAL_GPIO_Init+0x2b0>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d046      	beq.n	8000db2 <HAL_GPIO_Init+0xfa>
 8000d24:	4a90      	ldr	r2, [pc, #576]	@ (8000f68 <HAL_GPIO_Init+0x2b0>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d85d      	bhi.n	8000de6 <HAL_GPIO_Init+0x12e>
 8000d2a:	2b12      	cmp	r3, #18
 8000d2c:	d82a      	bhi.n	8000d84 <HAL_GPIO_Init+0xcc>
 8000d2e:	2b12      	cmp	r3, #18
 8000d30:	d859      	bhi.n	8000de6 <HAL_GPIO_Init+0x12e>
 8000d32:	a201      	add	r2, pc, #4	@ (adr r2, 8000d38 <HAL_GPIO_Init+0x80>)
 8000d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d38:	08000db3 	.word	0x08000db3
 8000d3c:	08000d8d 	.word	0x08000d8d
 8000d40:	08000d9f 	.word	0x08000d9f
 8000d44:	08000de1 	.word	0x08000de1
 8000d48:	08000de7 	.word	0x08000de7
 8000d4c:	08000de7 	.word	0x08000de7
 8000d50:	08000de7 	.word	0x08000de7
 8000d54:	08000de7 	.word	0x08000de7
 8000d58:	08000de7 	.word	0x08000de7
 8000d5c:	08000de7 	.word	0x08000de7
 8000d60:	08000de7 	.word	0x08000de7
 8000d64:	08000de7 	.word	0x08000de7
 8000d68:	08000de7 	.word	0x08000de7
 8000d6c:	08000de7 	.word	0x08000de7
 8000d70:	08000de7 	.word	0x08000de7
 8000d74:	08000de7 	.word	0x08000de7
 8000d78:	08000de7 	.word	0x08000de7
 8000d7c:	08000d95 	.word	0x08000d95
 8000d80:	08000da9 	.word	0x08000da9
 8000d84:	4a79      	ldr	r2, [pc, #484]	@ (8000f6c <HAL_GPIO_Init+0x2b4>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d013      	beq.n	8000db2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d8a:	e02c      	b.n	8000de6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	623b      	str	r3, [r7, #32]
          break;
 8000d92:	e029      	b.n	8000de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	3304      	adds	r3, #4
 8000d9a:	623b      	str	r3, [r7, #32]
          break;
 8000d9c:	e024      	b.n	8000de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	3308      	adds	r3, #8
 8000da4:	623b      	str	r3, [r7, #32]
          break;
 8000da6:	e01f      	b.n	8000de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	330c      	adds	r3, #12
 8000dae:	623b      	str	r3, [r7, #32]
          break;
 8000db0:	e01a      	b.n	8000de8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	689b      	ldr	r3, [r3, #8]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d102      	bne.n	8000dc0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000dba:	2304      	movs	r3, #4
 8000dbc:	623b      	str	r3, [r7, #32]
          break;
 8000dbe:	e013      	b.n	8000de8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d105      	bne.n	8000dd4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000dc8:	2308      	movs	r3, #8
 8000dca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	69fa      	ldr	r2, [r7, #28]
 8000dd0:	611a      	str	r2, [r3, #16]
          break;
 8000dd2:	e009      	b.n	8000de8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000dd4:	2308      	movs	r3, #8
 8000dd6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	69fa      	ldr	r2, [r7, #28]
 8000ddc:	615a      	str	r2, [r3, #20]
          break;
 8000dde:	e003      	b.n	8000de8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000de0:	2300      	movs	r3, #0
 8000de2:	623b      	str	r3, [r7, #32]
          break;
 8000de4:	e000      	b.n	8000de8 <HAL_GPIO_Init+0x130>
          break;
 8000de6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	2bff      	cmp	r3, #255	@ 0xff
 8000dec:	d801      	bhi.n	8000df2 <HAL_GPIO_Init+0x13a>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	e001      	b.n	8000df6 <HAL_GPIO_Init+0x13e>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	3304      	adds	r3, #4
 8000df6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000df8:	69bb      	ldr	r3, [r7, #24]
 8000dfa:	2bff      	cmp	r3, #255	@ 0xff
 8000dfc:	d802      	bhi.n	8000e04 <HAL_GPIO_Init+0x14c>
 8000dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	e002      	b.n	8000e0a <HAL_GPIO_Init+0x152>
 8000e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e06:	3b08      	subs	r3, #8
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	210f      	movs	r1, #15
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	fa01 f303 	lsl.w	r3, r1, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	401a      	ands	r2, r3
 8000e1c:	6a39      	ldr	r1, [r7, #32]
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	fa01 f303 	lsl.w	r3, r1, r3
 8000e24:	431a      	orrs	r2, r3
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	f000 80b1 	beq.w	8000f9a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e38:	4b4d      	ldr	r3, [pc, #308]	@ (8000f70 <HAL_GPIO_Init+0x2b8>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	4a4c      	ldr	r2, [pc, #304]	@ (8000f70 <HAL_GPIO_Init+0x2b8>)
 8000e3e:	f043 0301 	orr.w	r3, r3, #1
 8000e42:	6193      	str	r3, [r2, #24]
 8000e44:	4b4a      	ldr	r3, [pc, #296]	@ (8000f70 <HAL_GPIO_Init+0x2b8>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	f003 0301 	and.w	r3, r3, #1
 8000e4c:	60bb      	str	r3, [r7, #8]
 8000e4e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e50:	4a48      	ldr	r2, [pc, #288]	@ (8000f74 <HAL_GPIO_Init+0x2bc>)
 8000e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e54:	089b      	lsrs	r3, r3, #2
 8000e56:	3302      	adds	r3, #2
 8000e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e5c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e60:	f003 0303 	and.w	r3, r3, #3
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	220f      	movs	r2, #15
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	4013      	ands	r3, r2
 8000e72:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4a40      	ldr	r2, [pc, #256]	@ (8000f78 <HAL_GPIO_Init+0x2c0>)
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d013      	beq.n	8000ea4 <HAL_GPIO_Init+0x1ec>
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	4a3f      	ldr	r2, [pc, #252]	@ (8000f7c <HAL_GPIO_Init+0x2c4>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d00d      	beq.n	8000ea0 <HAL_GPIO_Init+0x1e8>
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	4a3e      	ldr	r2, [pc, #248]	@ (8000f80 <HAL_GPIO_Init+0x2c8>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d007      	beq.n	8000e9c <HAL_GPIO_Init+0x1e4>
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4a3d      	ldr	r2, [pc, #244]	@ (8000f84 <HAL_GPIO_Init+0x2cc>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d101      	bne.n	8000e98 <HAL_GPIO_Init+0x1e0>
 8000e94:	2303      	movs	r3, #3
 8000e96:	e006      	b.n	8000ea6 <HAL_GPIO_Init+0x1ee>
 8000e98:	2304      	movs	r3, #4
 8000e9a:	e004      	b.n	8000ea6 <HAL_GPIO_Init+0x1ee>
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	e002      	b.n	8000ea6 <HAL_GPIO_Init+0x1ee>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	e000      	b.n	8000ea6 <HAL_GPIO_Init+0x1ee>
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ea8:	f002 0203 	and.w	r2, r2, #3
 8000eac:	0092      	lsls	r2, r2, #2
 8000eae:	4093      	lsls	r3, r2
 8000eb0:	68fa      	ldr	r2, [r7, #12]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000eb6:	492f      	ldr	r1, [pc, #188]	@ (8000f74 <HAL_GPIO_Init+0x2bc>)
 8000eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eba:	089b      	lsrs	r3, r3, #2
 8000ebc:	3302      	adds	r3, #2
 8000ebe:	68fa      	ldr	r2, [r7, #12]
 8000ec0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d006      	beq.n	8000ede <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ed0:	4b2d      	ldr	r3, [pc, #180]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000ed2:	689a      	ldr	r2, [r3, #8]
 8000ed4:	492c      	ldr	r1, [pc, #176]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000ed6:	69bb      	ldr	r3, [r7, #24]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	608b      	str	r3, [r1, #8]
 8000edc:	e006      	b.n	8000eec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ede:	4b2a      	ldr	r3, [pc, #168]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000ee0:	689a      	ldr	r2, [r3, #8]
 8000ee2:	69bb      	ldr	r3, [r7, #24]
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	4928      	ldr	r1, [pc, #160]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000ee8:	4013      	ands	r3, r2
 8000eea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d006      	beq.n	8000f06 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ef8:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000efa:	68da      	ldr	r2, [r3, #12]
 8000efc:	4922      	ldr	r1, [pc, #136]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	4313      	orrs	r3, r2
 8000f02:	60cb      	str	r3, [r1, #12]
 8000f04:	e006      	b.n	8000f14 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f06:	4b20      	ldr	r3, [pc, #128]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000f08:	68da      	ldr	r2, [r3, #12]
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	491e      	ldr	r1, [pc, #120]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000f10:	4013      	ands	r3, r2
 8000f12:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d006      	beq.n	8000f2e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f20:	4b19      	ldr	r3, [pc, #100]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000f22:	685a      	ldr	r2, [r3, #4]
 8000f24:	4918      	ldr	r1, [pc, #96]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000f26:	69bb      	ldr	r3, [r7, #24]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	604b      	str	r3, [r1, #4]
 8000f2c:	e006      	b.n	8000f3c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f2e:	4b16      	ldr	r3, [pc, #88]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000f30:	685a      	ldr	r2, [r3, #4]
 8000f32:	69bb      	ldr	r3, [r7, #24]
 8000f34:	43db      	mvns	r3, r3
 8000f36:	4914      	ldr	r1, [pc, #80]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000f38:	4013      	ands	r3, r2
 8000f3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d021      	beq.n	8000f8c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f48:	4b0f      	ldr	r3, [pc, #60]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	490e      	ldr	r1, [pc, #56]	@ (8000f88 <HAL_GPIO_Init+0x2d0>)
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	600b      	str	r3, [r1, #0]
 8000f54:	e021      	b.n	8000f9a <HAL_GPIO_Init+0x2e2>
 8000f56:	bf00      	nop
 8000f58:	10320000 	.word	0x10320000
 8000f5c:	10310000 	.word	0x10310000
 8000f60:	10220000 	.word	0x10220000
 8000f64:	10210000 	.word	0x10210000
 8000f68:	10120000 	.word	0x10120000
 8000f6c:	10110000 	.word	0x10110000
 8000f70:	40021000 	.word	0x40021000
 8000f74:	40010000 	.word	0x40010000
 8000f78:	40010800 	.word	0x40010800
 8000f7c:	40010c00 	.word	0x40010c00
 8000f80:	40011000 	.word	0x40011000
 8000f84:	40011400 	.word	0x40011400
 8000f88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fbc <HAL_GPIO_Init+0x304>)
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	43db      	mvns	r3, r3
 8000f94:	4909      	ldr	r1, [pc, #36]	@ (8000fbc <HAL_GPIO_Init+0x304>)
 8000f96:	4013      	ands	r3, r2
 8000f98:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	f47f ae8e 	bne.w	8000ccc <HAL_GPIO_Init+0x14>
  }
}
 8000fb0:	bf00      	nop
 8000fb2:	bf00      	nop
 8000fb4:	372c      	adds	r7, #44	@ 0x2c
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bc80      	pop	{r7}
 8000fba:	4770      	bx	lr
 8000fbc:	40010400 	.word	0x40010400

08000fc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	807b      	strh	r3, [r7, #2]
 8000fcc:	4613      	mov	r3, r2
 8000fce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fd0:	787b      	ldrb	r3, [r7, #1]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d003      	beq.n	8000fde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fd6:	887a      	ldrh	r2, [r7, #2]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000fdc:	e003      	b.n	8000fe6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000fde:	887b      	ldrh	r3, [r7, #2]
 8000fe0:	041a      	lsls	r2, r3, #16
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	611a      	str	r2, [r3, #16]
}
 8000fe6:	bf00      	nop
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr

08000ff0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d101      	bne.n	8001002 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e12b      	b.n	800125a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2b00      	cmp	r3, #0
 800100c:	d106      	bne.n	800101c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2200      	movs	r2, #0
 8001012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f7ff f91c 	bl	8000254 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2224      	movs	r2, #36	@ 0x24
 8001020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f022 0201 	bic.w	r2, r2, #1
 8001032:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001042:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001052:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001054:	f001 f83e 	bl	80020d4 <HAL_RCC_GetPCLK1Freq>
 8001058:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	4a81      	ldr	r2, [pc, #516]	@ (8001264 <HAL_I2C_Init+0x274>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d807      	bhi.n	8001074 <HAL_I2C_Init+0x84>
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	4a80      	ldr	r2, [pc, #512]	@ (8001268 <HAL_I2C_Init+0x278>)
 8001068:	4293      	cmp	r3, r2
 800106a:	bf94      	ite	ls
 800106c:	2301      	movls	r3, #1
 800106e:	2300      	movhi	r3, #0
 8001070:	b2db      	uxtb	r3, r3
 8001072:	e006      	b.n	8001082 <HAL_I2C_Init+0x92>
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	4a7d      	ldr	r2, [pc, #500]	@ (800126c <HAL_I2C_Init+0x27c>)
 8001078:	4293      	cmp	r3, r2
 800107a:	bf94      	ite	ls
 800107c:	2301      	movls	r3, #1
 800107e:	2300      	movhi	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e0e7      	b.n	800125a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	4a78      	ldr	r2, [pc, #480]	@ (8001270 <HAL_I2C_Init+0x280>)
 800108e:	fba2 2303 	umull	r2, r3, r2, r3
 8001092:	0c9b      	lsrs	r3, r3, #18
 8001094:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	68ba      	ldr	r2, [r7, #8]
 80010a6:	430a      	orrs	r2, r1
 80010a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	6a1b      	ldr	r3, [r3, #32]
 80010b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	4a6a      	ldr	r2, [pc, #424]	@ (8001264 <HAL_I2C_Init+0x274>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d802      	bhi.n	80010c4 <HAL_I2C_Init+0xd4>
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	3301      	adds	r3, #1
 80010c2:	e009      	b.n	80010d8 <HAL_I2C_Init+0xe8>
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80010ca:	fb02 f303 	mul.w	r3, r2, r3
 80010ce:	4a69      	ldr	r2, [pc, #420]	@ (8001274 <HAL_I2C_Init+0x284>)
 80010d0:	fba2 2303 	umull	r2, r3, r2, r3
 80010d4:	099b      	lsrs	r3, r3, #6
 80010d6:	3301      	adds	r3, #1
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	6812      	ldr	r2, [r2, #0]
 80010dc:	430b      	orrs	r3, r1
 80010de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	69db      	ldr	r3, [r3, #28]
 80010e6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80010ea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	495c      	ldr	r1, [pc, #368]	@ (8001264 <HAL_I2C_Init+0x274>)
 80010f4:	428b      	cmp	r3, r1
 80010f6:	d819      	bhi.n	800112c <HAL_I2C_Init+0x13c>
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	1e59      	subs	r1, r3, #1
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	fbb1 f3f3 	udiv	r3, r1, r3
 8001106:	1c59      	adds	r1, r3, #1
 8001108:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800110c:	400b      	ands	r3, r1
 800110e:	2b00      	cmp	r3, #0
 8001110:	d00a      	beq.n	8001128 <HAL_I2C_Init+0x138>
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	1e59      	subs	r1, r3, #1
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001120:	3301      	adds	r3, #1
 8001122:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001126:	e051      	b.n	80011cc <HAL_I2C_Init+0x1dc>
 8001128:	2304      	movs	r3, #4
 800112a:	e04f      	b.n	80011cc <HAL_I2C_Init+0x1dc>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d111      	bne.n	8001158 <HAL_I2C_Init+0x168>
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	1e58      	subs	r0, r3, #1
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6859      	ldr	r1, [r3, #4]
 800113c:	460b      	mov	r3, r1
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	440b      	add	r3, r1
 8001142:	fbb0 f3f3 	udiv	r3, r0, r3
 8001146:	3301      	adds	r3, #1
 8001148:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800114c:	2b00      	cmp	r3, #0
 800114e:	bf0c      	ite	eq
 8001150:	2301      	moveq	r3, #1
 8001152:	2300      	movne	r3, #0
 8001154:	b2db      	uxtb	r3, r3
 8001156:	e012      	b.n	800117e <HAL_I2C_Init+0x18e>
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	1e58      	subs	r0, r3, #1
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6859      	ldr	r1, [r3, #4]
 8001160:	460b      	mov	r3, r1
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	440b      	add	r3, r1
 8001166:	0099      	lsls	r1, r3, #2
 8001168:	440b      	add	r3, r1
 800116a:	fbb0 f3f3 	udiv	r3, r0, r3
 800116e:	3301      	adds	r3, #1
 8001170:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001174:	2b00      	cmp	r3, #0
 8001176:	bf0c      	ite	eq
 8001178:	2301      	moveq	r3, #1
 800117a:	2300      	movne	r3, #0
 800117c:	b2db      	uxtb	r3, r3
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <HAL_I2C_Init+0x196>
 8001182:	2301      	movs	r3, #1
 8001184:	e022      	b.n	80011cc <HAL_I2C_Init+0x1dc>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d10e      	bne.n	80011ac <HAL_I2C_Init+0x1bc>
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	1e58      	subs	r0, r3, #1
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6859      	ldr	r1, [r3, #4]
 8001196:	460b      	mov	r3, r1
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	440b      	add	r3, r1
 800119c:	fbb0 f3f3 	udiv	r3, r0, r3
 80011a0:	3301      	adds	r3, #1
 80011a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011aa:	e00f      	b.n	80011cc <HAL_I2C_Init+0x1dc>
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	1e58      	subs	r0, r3, #1
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6859      	ldr	r1, [r3, #4]
 80011b4:	460b      	mov	r3, r1
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	440b      	add	r3, r1
 80011ba:	0099      	lsls	r1, r3, #2
 80011bc:	440b      	add	r3, r1
 80011be:	fbb0 f3f3 	udiv	r3, r0, r3
 80011c2:	3301      	adds	r3, #1
 80011c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011cc:	6879      	ldr	r1, [r7, #4]
 80011ce:	6809      	ldr	r1, [r1, #0]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	69da      	ldr	r2, [r3, #28]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6a1b      	ldr	r3, [r3, #32]
 80011e6:	431a      	orrs	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	430a      	orrs	r2, r1
 80011ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80011fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	6911      	ldr	r1, [r2, #16]
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	68d2      	ldr	r2, [r2, #12]
 8001206:	4311      	orrs	r1, r2
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	6812      	ldr	r2, [r2, #0]
 800120c:	430b      	orrs	r3, r1
 800120e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	695a      	ldr	r2, [r3, #20]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	699b      	ldr	r3, [r3, #24]
 8001222:	431a      	orrs	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	430a      	orrs	r2, r1
 800122a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f042 0201 	orr.w	r2, r2, #1
 800123a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2200      	movs	r2, #0
 8001240:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2220      	movs	r2, #32
 8001246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2200      	movs	r2, #0
 800124e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2200      	movs	r2, #0
 8001254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	000186a0 	.word	0x000186a0
 8001268:	001e847f 	.word	0x001e847f
 800126c:	003d08ff 	.word	0x003d08ff
 8001270:	431bde83 	.word	0x431bde83
 8001274:	10624dd3 	.word	0x10624dd3

08001278 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b088      	sub	sp, #32
 800127c:	af02      	add	r7, sp, #8
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	607a      	str	r2, [r7, #4]
 8001282:	461a      	mov	r2, r3
 8001284:	460b      	mov	r3, r1
 8001286:	817b      	strh	r3, [r7, #10]
 8001288:	4613      	mov	r3, r2
 800128a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800128c:	f7ff fc02 	bl	8000a94 <HAL_GetTick>
 8001290:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b20      	cmp	r3, #32
 800129c:	f040 80e0 	bne.w	8001460 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	2319      	movs	r3, #25
 80012a6:	2201      	movs	r2, #1
 80012a8:	4970      	ldr	r1, [pc, #448]	@ (800146c <HAL_I2C_Master_Transmit+0x1f4>)
 80012aa:	68f8      	ldr	r0, [r7, #12]
 80012ac:	f000 f964 	bl	8001578 <I2C_WaitOnFlagUntilTimeout>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80012b6:	2302      	movs	r3, #2
 80012b8:	e0d3      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d101      	bne.n	80012c8 <HAL_I2C_Master_Transmit+0x50>
 80012c4:	2302      	movs	r3, #2
 80012c6:	e0cc      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1ea>
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2201      	movs	r2, #1
 80012cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d007      	beq.n	80012ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f042 0201 	orr.w	r2, r2, #1
 80012ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80012fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	2221      	movs	r2, #33	@ 0x21
 8001302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	2210      	movs	r2, #16
 800130a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2200      	movs	r2, #0
 8001312:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	893a      	ldrh	r2, [r7, #8]
 800131e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001324:	b29a      	uxth	r2, r3
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	4a50      	ldr	r2, [pc, #320]	@ (8001470 <HAL_I2C_Master_Transmit+0x1f8>)
 800132e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001330:	8979      	ldrh	r1, [r7, #10]
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	6a3a      	ldr	r2, [r7, #32]
 8001336:	68f8      	ldr	r0, [r7, #12]
 8001338:	f000 f89c 	bl	8001474 <I2C_MasterRequestWrite>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e08d      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001346:	2300      	movs	r3, #0
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	695b      	ldr	r3, [r3, #20]
 8001350:	613b      	str	r3, [r7, #16]
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	613b      	str	r3, [r7, #16]
 800135a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800135c:	e066      	b.n	800142c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	6a39      	ldr	r1, [r7, #32]
 8001362:	68f8      	ldr	r0, [r7, #12]
 8001364:	f000 fa22 	bl	80017ac <I2C_WaitOnTXEFlagUntilTimeout>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d00d      	beq.n	800138a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001372:	2b04      	cmp	r3, #4
 8001374:	d107      	bne.n	8001386 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001384:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e06b      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800138e:	781a      	ldrb	r2, [r3, #0]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	3b01      	subs	r3, #1
 80013a8:	b29a      	uxth	r2, r3
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013b2:	3b01      	subs	r3, #1
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	695b      	ldr	r3, [r3, #20]
 80013c0:	f003 0304 	and.w	r3, r3, #4
 80013c4:	2b04      	cmp	r3, #4
 80013c6:	d11b      	bne.n	8001400 <HAL_I2C_Master_Transmit+0x188>
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d017      	beq.n	8001400 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d4:	781a      	ldrb	r2, [r3, #0]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013e0:	1c5a      	adds	r2, r3, #1
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	3b01      	subs	r3, #1
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013f8:	3b01      	subs	r3, #1
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001400:	697a      	ldr	r2, [r7, #20]
 8001402:	6a39      	ldr	r1, [r7, #32]
 8001404:	68f8      	ldr	r0, [r7, #12]
 8001406:	f000 fa19 	bl	800183c <I2C_WaitOnBTFFlagUntilTimeout>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d00d      	beq.n	800142c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001414:	2b04      	cmp	r3, #4
 8001416:	d107      	bne.n	8001428 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001426:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e01a      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001430:	2b00      	cmp	r3, #0
 8001432:	d194      	bne.n	800135e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001442:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	2220      	movs	r2, #32
 8001448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2200      	movs	r2, #0
 8001450:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	2200      	movs	r2, #0
 8001458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800145c:	2300      	movs	r3, #0
 800145e:	e000      	b.n	8001462 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001460:	2302      	movs	r3, #2
  }
}
 8001462:	4618      	mov	r0, r3
 8001464:	3718      	adds	r7, #24
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	00100002 	.word	0x00100002
 8001470:	ffff0000 	.word	0xffff0000

08001474 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b088      	sub	sp, #32
 8001478:	af02      	add	r7, sp, #8
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	607a      	str	r2, [r7, #4]
 800147e:	603b      	str	r3, [r7, #0]
 8001480:	460b      	mov	r3, r1
 8001482:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001488:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	2b08      	cmp	r3, #8
 800148e:	d006      	beq.n	800149e <I2C_MasterRequestWrite+0x2a>
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d003      	beq.n	800149e <I2C_MasterRequestWrite+0x2a>
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800149c:	d108      	bne.n	80014b0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	e00b      	b.n	80014c8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b4:	2b12      	cmp	r3, #18
 80014b6:	d107      	bne.n	80014c8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80014d4:	68f8      	ldr	r0, [r7, #12]
 80014d6:	f000 f84f 	bl	8001578 <I2C_WaitOnFlagUntilTimeout>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d00d      	beq.n	80014fc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80014ee:	d103      	bne.n	80014f8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80014f8:	2303      	movs	r3, #3
 80014fa:	e035      	b.n	8001568 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	691b      	ldr	r3, [r3, #16]
 8001500:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001504:	d108      	bne.n	8001518 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001506:	897b      	ldrh	r3, [r7, #10]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	461a      	mov	r2, r3
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001514:	611a      	str	r2, [r3, #16]
 8001516:	e01b      	b.n	8001550 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001518:	897b      	ldrh	r3, [r7, #10]
 800151a:	11db      	asrs	r3, r3, #7
 800151c:	b2db      	uxtb	r3, r3
 800151e:	f003 0306 	and.w	r3, r3, #6
 8001522:	b2db      	uxtb	r3, r3
 8001524:	f063 030f 	orn	r3, r3, #15
 8001528:	b2da      	uxtb	r2, r3
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	490e      	ldr	r1, [pc, #56]	@ (8001570 <I2C_MasterRequestWrite+0xfc>)
 8001536:	68f8      	ldr	r0, [r7, #12]
 8001538:	f000 f898 	bl	800166c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e010      	b.n	8001568 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001546:	897b      	ldrh	r3, [r7, #10]
 8001548:	b2da      	uxtb	r2, r3
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	4907      	ldr	r1, [pc, #28]	@ (8001574 <I2C_MasterRequestWrite+0x100>)
 8001556:	68f8      	ldr	r0, [r7, #12]
 8001558:	f000 f888 	bl	800166c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e000      	b.n	8001568 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	00010008 	.word	0x00010008
 8001574:	00010002 	.word	0x00010002

08001578 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	603b      	str	r3, [r7, #0]
 8001584:	4613      	mov	r3, r2
 8001586:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001588:	e048      	b.n	800161c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001590:	d044      	beq.n	800161c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001592:	f7ff fa7f 	bl	8000a94 <HAL_GetTick>
 8001596:	4602      	mov	r2, r0
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d302      	bcc.n	80015a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d139      	bne.n	800161c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	0c1b      	lsrs	r3, r3, #16
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d10d      	bne.n	80015ce <I2C_WaitOnFlagUntilTimeout+0x56>
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	695b      	ldr	r3, [r3, #20]
 80015b8:	43da      	mvns	r2, r3
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	4013      	ands	r3, r2
 80015be:	b29b      	uxth	r3, r3
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	bf0c      	ite	eq
 80015c4:	2301      	moveq	r3, #1
 80015c6:	2300      	movne	r3, #0
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	461a      	mov	r2, r3
 80015cc:	e00c      	b.n	80015e8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	43da      	mvns	r2, r3
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	4013      	ands	r3, r2
 80015da:	b29b      	uxth	r3, r3
 80015dc:	2b00      	cmp	r3, #0
 80015de:	bf0c      	ite	eq
 80015e0:	2301      	moveq	r3, #1
 80015e2:	2300      	movne	r3, #0
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	461a      	mov	r2, r3
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d116      	bne.n	800161c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	2200      	movs	r2, #0
 80015f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	2220      	movs	r2, #32
 80015f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001608:	f043 0220 	orr.w	r2, r3, #32
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2200      	movs	r2, #0
 8001614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e023      	b.n	8001664 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	0c1b      	lsrs	r3, r3, #16
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b01      	cmp	r3, #1
 8001624:	d10d      	bne.n	8001642 <I2C_WaitOnFlagUntilTimeout+0xca>
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	695b      	ldr	r3, [r3, #20]
 800162c:	43da      	mvns	r2, r3
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	4013      	ands	r3, r2
 8001632:	b29b      	uxth	r3, r3
 8001634:	2b00      	cmp	r3, #0
 8001636:	bf0c      	ite	eq
 8001638:	2301      	moveq	r3, #1
 800163a:	2300      	movne	r3, #0
 800163c:	b2db      	uxtb	r3, r3
 800163e:	461a      	mov	r2, r3
 8001640:	e00c      	b.n	800165c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	43da      	mvns	r2, r3
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	4013      	ands	r3, r2
 800164e:	b29b      	uxth	r3, r3
 8001650:	2b00      	cmp	r3, #0
 8001652:	bf0c      	ite	eq
 8001654:	2301      	moveq	r3, #1
 8001656:	2300      	movne	r3, #0
 8001658:	b2db      	uxtb	r3, r3
 800165a:	461a      	mov	r2, r3
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	429a      	cmp	r2, r3
 8001660:	d093      	beq.n	800158a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001662:	2300      	movs	r3, #0
}
 8001664:	4618      	mov	r0, r3
 8001666:	3710      	adds	r7, #16
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	60b9      	str	r1, [r7, #8]
 8001676:	607a      	str	r2, [r7, #4]
 8001678:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800167a:	e071      	b.n	8001760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	695b      	ldr	r3, [r3, #20]
 8001682:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001686:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800168a:	d123      	bne.n	80016d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800169a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80016a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2200      	movs	r2, #0
 80016aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2220      	movs	r2, #32
 80016b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2200      	movs	r2, #0
 80016b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c0:	f043 0204 	orr.w	r2, r3, #4
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	2200      	movs	r2, #0
 80016cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e067      	b.n	80017a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016da:	d041      	beq.n	8001760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016dc:	f7ff f9da 	bl	8000a94 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d302      	bcc.n	80016f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d136      	bne.n	8001760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	0c1b      	lsrs	r3, r3, #16
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d10c      	bne.n	8001716 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	695b      	ldr	r3, [r3, #20]
 8001702:	43da      	mvns	r2, r3
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	4013      	ands	r3, r2
 8001708:	b29b      	uxth	r3, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	bf14      	ite	ne
 800170e:	2301      	movne	r3, #1
 8001710:	2300      	moveq	r3, #0
 8001712:	b2db      	uxtb	r3, r3
 8001714:	e00b      	b.n	800172e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	43da      	mvns	r2, r3
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	4013      	ands	r3, r2
 8001722:	b29b      	uxth	r3, r3
 8001724:	2b00      	cmp	r3, #0
 8001726:	bf14      	ite	ne
 8001728:	2301      	movne	r3, #1
 800172a:	2300      	moveq	r3, #0
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d016      	beq.n	8001760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	2200      	movs	r2, #0
 8001736:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	2220      	movs	r2, #32
 800173c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	2200      	movs	r2, #0
 8001744:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174c:	f043 0220 	orr.w	r2, r3, #32
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2200      	movs	r2, #0
 8001758:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e021      	b.n	80017a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	0c1b      	lsrs	r3, r3, #16
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b01      	cmp	r3, #1
 8001768:	d10c      	bne.n	8001784 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	695b      	ldr	r3, [r3, #20]
 8001770:	43da      	mvns	r2, r3
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	4013      	ands	r3, r2
 8001776:	b29b      	uxth	r3, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	bf14      	ite	ne
 800177c:	2301      	movne	r3, #1
 800177e:	2300      	moveq	r3, #0
 8001780:	b2db      	uxtb	r3, r3
 8001782:	e00b      	b.n	800179c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	699b      	ldr	r3, [r3, #24]
 800178a:	43da      	mvns	r2, r3
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	4013      	ands	r3, r2
 8001790:	b29b      	uxth	r3, r3
 8001792:	2b00      	cmp	r3, #0
 8001794:	bf14      	ite	ne
 8001796:	2301      	movne	r3, #1
 8001798:	2300      	moveq	r3, #0
 800179a:	b2db      	uxtb	r3, r3
 800179c:	2b00      	cmp	r3, #0
 800179e:	f47f af6d 	bne.w	800167c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80017a2:	2300      	movs	r3, #0
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80017b8:	e034      	b.n	8001824 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80017ba:	68f8      	ldr	r0, [r7, #12]
 80017bc:	f000 f886 	bl	80018cc <I2C_IsAcknowledgeFailed>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e034      	b.n	8001834 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d0:	d028      	beq.n	8001824 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017d2:	f7ff f95f 	bl	8000a94 <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	68ba      	ldr	r2, [r7, #8]
 80017de:	429a      	cmp	r2, r3
 80017e0:	d302      	bcc.n	80017e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d11d      	bne.n	8001824 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017f2:	2b80      	cmp	r3, #128	@ 0x80
 80017f4:	d016      	beq.n	8001824 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2200      	movs	r2, #0
 80017fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2220      	movs	r2, #32
 8001800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	2200      	movs	r2, #0
 8001808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001810:	f043 0220 	orr.w	r2, r3, #32
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2200      	movs	r2, #0
 800181c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e007      	b.n	8001834 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	695b      	ldr	r3, [r3, #20]
 800182a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800182e:	2b80      	cmp	r3, #128	@ 0x80
 8001830:	d1c3      	bne.n	80017ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001848:	e034      	b.n	80018b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800184a:	68f8      	ldr	r0, [r7, #12]
 800184c:	f000 f83e 	bl	80018cc <I2C_IsAcknowledgeFailed>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e034      	b.n	80018c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001860:	d028      	beq.n	80018b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001862:	f7ff f917 	bl	8000a94 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	68ba      	ldr	r2, [r7, #8]
 800186e:	429a      	cmp	r2, r3
 8001870:	d302      	bcc.n	8001878 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d11d      	bne.n	80018b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	f003 0304 	and.w	r3, r3, #4
 8001882:	2b04      	cmp	r3, #4
 8001884:	d016      	beq.n	80018b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2200      	movs	r2, #0
 800188a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2220      	movs	r2, #32
 8001890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2200      	movs	r2, #0
 8001898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a0:	f043 0220 	orr.w	r2, r3, #32
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2200      	movs	r2, #0
 80018ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e007      	b.n	80018c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	f003 0304 	and.w	r3, r3, #4
 80018be:	2b04      	cmp	r3, #4
 80018c0:	d1c3      	bne.n	800184a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80018c2:	2300      	movs	r3, #0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3710      	adds	r7, #16
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}

080018cc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018e2:	d11b      	bne.n	800191c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80018ec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2220      	movs	r2, #32
 80018f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001908:	f043 0204 	orr.w	r2, r3, #4
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	e000      	b.n	800191e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr

08001928 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800192c:	4b03      	ldr	r3, [pc, #12]	@ (800193c <HAL_PWR_EnableBkUpAccess+0x14>)
 800192e:	2201      	movs	r2, #1
 8001930:	601a      	str	r2, [r3, #0]
}
 8001932:	bf00      	nop
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	420e0020 	.word	0x420e0020

08001940 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d101      	bne.n	8001952 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e272      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	2b00      	cmp	r3, #0
 800195c:	f000 8087 	beq.w	8001a6e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001960:	4b92      	ldr	r3, [pc, #584]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f003 030c 	and.w	r3, r3, #12
 8001968:	2b04      	cmp	r3, #4
 800196a:	d00c      	beq.n	8001986 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800196c:	4b8f      	ldr	r3, [pc, #572]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f003 030c 	and.w	r3, r3, #12
 8001974:	2b08      	cmp	r3, #8
 8001976:	d112      	bne.n	800199e <HAL_RCC_OscConfig+0x5e>
 8001978:	4b8c      	ldr	r3, [pc, #560]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001980:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001984:	d10b      	bne.n	800199e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001986:	4b89      	ldr	r3, [pc, #548]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d06c      	beq.n	8001a6c <HAL_RCC_OscConfig+0x12c>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d168      	bne.n	8001a6c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e24c      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019a6:	d106      	bne.n	80019b6 <HAL_RCC_OscConfig+0x76>
 80019a8:	4b80      	ldr	r3, [pc, #512]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a7f      	ldr	r2, [pc, #508]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019b2:	6013      	str	r3, [r2, #0]
 80019b4:	e02e      	b.n	8001a14 <HAL_RCC_OscConfig+0xd4>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d10c      	bne.n	80019d8 <HAL_RCC_OscConfig+0x98>
 80019be:	4b7b      	ldr	r3, [pc, #492]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a7a      	ldr	r2, [pc, #488]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019c8:	6013      	str	r3, [r2, #0]
 80019ca:	4b78      	ldr	r3, [pc, #480]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a77      	ldr	r2, [pc, #476]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019d4:	6013      	str	r3, [r2, #0]
 80019d6:	e01d      	b.n	8001a14 <HAL_RCC_OscConfig+0xd4>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019e0:	d10c      	bne.n	80019fc <HAL_RCC_OscConfig+0xbc>
 80019e2:	4b72      	ldr	r3, [pc, #456]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a71      	ldr	r2, [pc, #452]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019ec:	6013      	str	r3, [r2, #0]
 80019ee:	4b6f      	ldr	r3, [pc, #444]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a6e      	ldr	r2, [pc, #440]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019f8:	6013      	str	r3, [r2, #0]
 80019fa:	e00b      	b.n	8001a14 <HAL_RCC_OscConfig+0xd4>
 80019fc:	4b6b      	ldr	r3, [pc, #428]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a6a      	ldr	r2, [pc, #424]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a06:	6013      	str	r3, [r2, #0]
 8001a08:	4b68      	ldr	r3, [pc, #416]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a67      	ldr	r2, [pc, #412]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a12:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d013      	beq.n	8001a44 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1c:	f7ff f83a 	bl	8000a94 <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a24:	f7ff f836 	bl	8000a94 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b64      	cmp	r3, #100	@ 0x64
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e200      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a36:	4b5d      	ldr	r3, [pc, #372]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCC_OscConfig+0xe4>
 8001a42:	e014      	b.n	8001a6e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a44:	f7ff f826 	bl	8000a94 <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a4c:	f7ff f822 	bl	8000a94 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b64      	cmp	r3, #100	@ 0x64
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e1ec      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a5e:	4b53      	ldr	r3, [pc, #332]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1f0      	bne.n	8001a4c <HAL_RCC_OscConfig+0x10c>
 8001a6a:	e000      	b.n	8001a6e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d063      	beq.n	8001b42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a7a:	4b4c      	ldr	r3, [pc, #304]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f003 030c 	and.w	r3, r3, #12
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d00b      	beq.n	8001a9e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a86:	4b49      	ldr	r3, [pc, #292]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 030c 	and.w	r3, r3, #12
 8001a8e:	2b08      	cmp	r3, #8
 8001a90:	d11c      	bne.n	8001acc <HAL_RCC_OscConfig+0x18c>
 8001a92:	4b46      	ldr	r3, [pc, #280]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d116      	bne.n	8001acc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a9e:	4b43      	ldr	r3, [pc, #268]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d005      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x176>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d001      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e1c0      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab6:	4b3d      	ldr	r3, [pc, #244]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	4939      	ldr	r1, [pc, #228]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aca:	e03a      	b.n	8001b42 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d020      	beq.n	8001b16 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ad4:	4b36      	ldr	r3, [pc, #216]	@ (8001bb0 <HAL_RCC_OscConfig+0x270>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ada:	f7fe ffdb 	bl	8000a94 <HAL_GetTick>
 8001ade:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae0:	e008      	b.n	8001af4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ae2:	f7fe ffd7 	bl	8000a94 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e1a1      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af4:	4b2d      	ldr	r3, [pc, #180]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0302 	and.w	r3, r3, #2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d0f0      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b00:	4b2a      	ldr	r3, [pc, #168]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	695b      	ldr	r3, [r3, #20]
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	4927      	ldr	r1, [pc, #156]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001b10:	4313      	orrs	r3, r2
 8001b12:	600b      	str	r3, [r1, #0]
 8001b14:	e015      	b.n	8001b42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b16:	4b26      	ldr	r3, [pc, #152]	@ (8001bb0 <HAL_RCC_OscConfig+0x270>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b1c:	f7fe ffba 	bl	8000a94 <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b24:	f7fe ffb6 	bl	8000a94 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e180      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b36:	4b1d      	ldr	r3, [pc, #116]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1f0      	bne.n	8001b24 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d03a      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d019      	beq.n	8001b8a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b56:	4b17      	ldr	r3, [pc, #92]	@ (8001bb4 <HAL_RCC_OscConfig+0x274>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b5c:	f7fe ff9a 	bl	8000a94 <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b64:	f7fe ff96 	bl	8000a94 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e160      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b76:	4b0d      	ldr	r3, [pc, #52]	@ (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d0f0      	beq.n	8001b64 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b82:	2001      	movs	r0, #1
 8001b84:	f000 face 	bl	8002124 <RCC_Delay>
 8001b88:	e01c      	b.n	8001bc4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb4 <HAL_RCC_OscConfig+0x274>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b90:	f7fe ff80 	bl	8000a94 <HAL_GetTick>
 8001b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b96:	e00f      	b.n	8001bb8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b98:	f7fe ff7c 	bl	8000a94 <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d908      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e146      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
 8001baa:	bf00      	nop
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	42420000 	.word	0x42420000
 8001bb4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb8:	4b92      	ldr	r3, [pc, #584]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1e9      	bne.n	8001b98 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0304 	and.w	r3, r3, #4
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	f000 80a6 	beq.w	8001d1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bd6:	4b8b      	ldr	r3, [pc, #556]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d10d      	bne.n	8001bfe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001be2:	4b88      	ldr	r3, [pc, #544]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	4a87      	ldr	r2, [pc, #540]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001be8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bec:	61d3      	str	r3, [r2, #28]
 8001bee:	4b85      	ldr	r3, [pc, #532]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bfe:	4b82      	ldr	r3, [pc, #520]	@ (8001e08 <HAL_RCC_OscConfig+0x4c8>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d118      	bne.n	8001c3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c0a:	4b7f      	ldr	r3, [pc, #508]	@ (8001e08 <HAL_RCC_OscConfig+0x4c8>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a7e      	ldr	r2, [pc, #504]	@ (8001e08 <HAL_RCC_OscConfig+0x4c8>)
 8001c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c16:	f7fe ff3d 	bl	8000a94 <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c1c:	e008      	b.n	8001c30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c1e:	f7fe ff39 	bl	8000a94 <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	2b64      	cmp	r3, #100	@ 0x64
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e103      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c30:	4b75      	ldr	r3, [pc, #468]	@ (8001e08 <HAL_RCC_OscConfig+0x4c8>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0f0      	beq.n	8001c1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d106      	bne.n	8001c52 <HAL_RCC_OscConfig+0x312>
 8001c44:	4b6f      	ldr	r3, [pc, #444]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	4a6e      	ldr	r2, [pc, #440]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c4a:	f043 0301 	orr.w	r3, r3, #1
 8001c4e:	6213      	str	r3, [r2, #32]
 8001c50:	e02d      	b.n	8001cae <HAL_RCC_OscConfig+0x36e>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10c      	bne.n	8001c74 <HAL_RCC_OscConfig+0x334>
 8001c5a:	4b6a      	ldr	r3, [pc, #424]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	4a69      	ldr	r2, [pc, #420]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c60:	f023 0301 	bic.w	r3, r3, #1
 8001c64:	6213      	str	r3, [r2, #32]
 8001c66:	4b67      	ldr	r3, [pc, #412]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c68:	6a1b      	ldr	r3, [r3, #32]
 8001c6a:	4a66      	ldr	r2, [pc, #408]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c6c:	f023 0304 	bic.w	r3, r3, #4
 8001c70:	6213      	str	r3, [r2, #32]
 8001c72:	e01c      	b.n	8001cae <HAL_RCC_OscConfig+0x36e>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	2b05      	cmp	r3, #5
 8001c7a:	d10c      	bne.n	8001c96 <HAL_RCC_OscConfig+0x356>
 8001c7c:	4b61      	ldr	r3, [pc, #388]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	4a60      	ldr	r2, [pc, #384]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c82:	f043 0304 	orr.w	r3, r3, #4
 8001c86:	6213      	str	r3, [r2, #32]
 8001c88:	4b5e      	ldr	r3, [pc, #376]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	4a5d      	ldr	r2, [pc, #372]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c8e:	f043 0301 	orr.w	r3, r3, #1
 8001c92:	6213      	str	r3, [r2, #32]
 8001c94:	e00b      	b.n	8001cae <HAL_RCC_OscConfig+0x36e>
 8001c96:	4b5b      	ldr	r3, [pc, #364]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c98:	6a1b      	ldr	r3, [r3, #32]
 8001c9a:	4a5a      	ldr	r2, [pc, #360]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c9c:	f023 0301 	bic.w	r3, r3, #1
 8001ca0:	6213      	str	r3, [r2, #32]
 8001ca2:	4b58      	ldr	r3, [pc, #352]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001ca4:	6a1b      	ldr	r3, [r3, #32]
 8001ca6:	4a57      	ldr	r2, [pc, #348]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001ca8:	f023 0304 	bic.w	r3, r3, #4
 8001cac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d015      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb6:	f7fe feed 	bl	8000a94 <HAL_GetTick>
 8001cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cbc:	e00a      	b.n	8001cd4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cbe:	f7fe fee9 	bl	8000a94 <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d901      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e0b1      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd4:	4b4b      	ldr	r3, [pc, #300]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001cd6:	6a1b      	ldr	r3, [r3, #32]
 8001cd8:	f003 0302 	and.w	r3, r3, #2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d0ee      	beq.n	8001cbe <HAL_RCC_OscConfig+0x37e>
 8001ce0:	e014      	b.n	8001d0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce2:	f7fe fed7 	bl	8000a94 <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ce8:	e00a      	b.n	8001d00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cea:	f7fe fed3 	bl	8000a94 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e09b      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d00:	4b40      	ldr	r3, [pc, #256]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d02:	6a1b      	ldr	r3, [r3, #32]
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1ee      	bne.n	8001cea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d0c:	7dfb      	ldrb	r3, [r7, #23]
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d105      	bne.n	8001d1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d12:	4b3c      	ldr	r3, [pc, #240]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	4a3b      	ldr	r2, [pc, #236]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	f000 8087 	beq.w	8001e36 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d28:	4b36      	ldr	r3, [pc, #216]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f003 030c 	and.w	r3, r3, #12
 8001d30:	2b08      	cmp	r3, #8
 8001d32:	d061      	beq.n	8001df8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	69db      	ldr	r3, [r3, #28]
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d146      	bne.n	8001dca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d3c:	4b33      	ldr	r3, [pc, #204]	@ (8001e0c <HAL_RCC_OscConfig+0x4cc>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d42:	f7fe fea7 	bl	8000a94 <HAL_GetTick>
 8001d46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d48:	e008      	b.n	8001d5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d4a:	f7fe fea3 	bl	8000a94 <HAL_GetTick>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d901      	bls.n	8001d5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e06d      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5c:	4b29      	ldr	r3, [pc, #164]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1f0      	bne.n	8001d4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a1b      	ldr	r3, [r3, #32]
 8001d6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d70:	d108      	bne.n	8001d84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d72:	4b24      	ldr	r3, [pc, #144]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	4921      	ldr	r1, [pc, #132]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d80:	4313      	orrs	r3, r2
 8001d82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d84:	4b1f      	ldr	r3, [pc, #124]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a19      	ldr	r1, [r3, #32]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d94:	430b      	orrs	r3, r1
 8001d96:	491b      	ldr	r1, [pc, #108]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e0c <HAL_RCC_OscConfig+0x4cc>)
 8001d9e:	2201      	movs	r2, #1
 8001da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da2:	f7fe fe77 	bl	8000a94 <HAL_GetTick>
 8001da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001da8:	e008      	b.n	8001dbc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001daa:	f7fe fe73 	bl	8000a94 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d901      	bls.n	8001dbc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e03d      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dbc:	4b11      	ldr	r3, [pc, #68]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d0f0      	beq.n	8001daa <HAL_RCC_OscConfig+0x46a>
 8001dc8:	e035      	b.n	8001e36 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dca:	4b10      	ldr	r3, [pc, #64]	@ (8001e0c <HAL_RCC_OscConfig+0x4cc>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd0:	f7fe fe60 	bl	8000a94 <HAL_GetTick>
 8001dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd6:	e008      	b.n	8001dea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dd8:	f7fe fe5c 	bl	8000a94 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e026      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dea:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d1f0      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x498>
 8001df6:	e01e      	b.n	8001e36 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69db      	ldr	r3, [r3, #28]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d107      	bne.n	8001e10 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e019      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
 8001e04:	40021000 	.word	0x40021000
 8001e08:	40007000 	.word	0x40007000
 8001e0c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e10:	4b0b      	ldr	r3, [pc, #44]	@ (8001e40 <HAL_RCC_OscConfig+0x500>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6a1b      	ldr	r3, [r3, #32]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d106      	bne.n	8001e32 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d001      	beq.n	8001e36 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40021000 	.word	0x40021000

08001e44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d101      	bne.n	8001e58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e0d0      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e58:	4b6a      	ldr	r3, [pc, #424]	@ (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d910      	bls.n	8001e88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e66:	4b67      	ldr	r3, [pc, #412]	@ (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f023 0207 	bic.w	r2, r3, #7
 8001e6e:	4965      	ldr	r1, [pc, #404]	@ (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e76:	4b63      	ldr	r3, [pc, #396]	@ (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d001      	beq.n	8001e88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e0b8      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d020      	beq.n	8001ed6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0304 	and.w	r3, r3, #4
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d005      	beq.n	8001eac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ea0:	4b59      	ldr	r3, [pc, #356]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	4a58      	ldr	r2, [pc, #352]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001eaa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0308 	and.w	r3, r3, #8
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d005      	beq.n	8001ec4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001eb8:	4b53      	ldr	r3, [pc, #332]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	4a52      	ldr	r2, [pc, #328]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001ebe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001ec2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ec4:	4b50      	ldr	r3, [pc, #320]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	494d      	ldr	r1, [pc, #308]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d040      	beq.n	8001f64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d107      	bne.n	8001efa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eea:	4b47      	ldr	r3, [pc, #284]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d115      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e07f      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d107      	bne.n	8001f12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f02:	4b41      	ldr	r3, [pc, #260]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d109      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e073      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f12:	4b3d      	ldr	r3, [pc, #244]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d101      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e06b      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f22:	4b39      	ldr	r3, [pc, #228]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f023 0203 	bic.w	r2, r3, #3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	4936      	ldr	r1, [pc, #216]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f34:	f7fe fdae 	bl	8000a94 <HAL_GetTick>
 8001f38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f3a:	e00a      	b.n	8001f52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f3c:	f7fe fdaa 	bl	8000a94 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e053      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f52:	4b2d      	ldr	r3, [pc, #180]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f003 020c 	and.w	r2, r3, #12
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d1eb      	bne.n	8001f3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f64:	4b27      	ldr	r3, [pc, #156]	@ (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0307 	and.w	r3, r3, #7
 8001f6c:	683a      	ldr	r2, [r7, #0]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d210      	bcs.n	8001f94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f72:	4b24      	ldr	r3, [pc, #144]	@ (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f023 0207 	bic.w	r2, r3, #7
 8001f7a:	4922      	ldr	r1, [pc, #136]	@ (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f82:	4b20      	ldr	r3, [pc, #128]	@ (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0307 	and.w	r3, r3, #7
 8001f8a:	683a      	ldr	r2, [r7, #0]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d001      	beq.n	8001f94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e032      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d008      	beq.n	8001fb2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fa0:	4b19      	ldr	r3, [pc, #100]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	4916      	ldr	r1, [pc, #88]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0308 	and.w	r3, r3, #8
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d009      	beq.n	8001fd2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fbe:	4b12      	ldr	r3, [pc, #72]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	490e      	ldr	r1, [pc, #56]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fd2:	f000 f821 	bl	8002018 <HAL_RCC_GetSysClockFreq>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	091b      	lsrs	r3, r3, #4
 8001fde:	f003 030f 	and.w	r3, r3, #15
 8001fe2:	490a      	ldr	r1, [pc, #40]	@ (800200c <HAL_RCC_ClockConfig+0x1c8>)
 8001fe4:	5ccb      	ldrb	r3, [r1, r3]
 8001fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8001fea:	4a09      	ldr	r2, [pc, #36]	@ (8002010 <HAL_RCC_ClockConfig+0x1cc>)
 8001fec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fee:	4b09      	ldr	r3, [pc, #36]	@ (8002014 <HAL_RCC_ClockConfig+0x1d0>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7fe fd0c 	bl	8000a10 <HAL_InitTick>

  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40022000 	.word	0x40022000
 8002008:	40021000 	.word	0x40021000
 800200c:	08003b54 	.word	0x08003b54
 8002010:	20000000 	.word	0x20000000
 8002014:	20000004 	.word	0x20000004

08002018 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002018:	b480      	push	{r7}
 800201a:	b087      	sub	sp, #28
 800201c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	2300      	movs	r3, #0
 8002024:	60bb      	str	r3, [r7, #8]
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
 800202a:	2300      	movs	r3, #0
 800202c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002032:	4b1e      	ldr	r3, [pc, #120]	@ (80020ac <HAL_RCC_GetSysClockFreq+0x94>)
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f003 030c 	and.w	r3, r3, #12
 800203e:	2b04      	cmp	r3, #4
 8002040:	d002      	beq.n	8002048 <HAL_RCC_GetSysClockFreq+0x30>
 8002042:	2b08      	cmp	r3, #8
 8002044:	d003      	beq.n	800204e <HAL_RCC_GetSysClockFreq+0x36>
 8002046:	e027      	b.n	8002098 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002048:	4b19      	ldr	r3, [pc, #100]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800204a:	613b      	str	r3, [r7, #16]
      break;
 800204c:	e027      	b.n	800209e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	0c9b      	lsrs	r3, r3, #18
 8002052:	f003 030f 	and.w	r3, r3, #15
 8002056:	4a17      	ldr	r2, [pc, #92]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002058:	5cd3      	ldrb	r3, [r2, r3]
 800205a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d010      	beq.n	8002088 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002066:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <HAL_RCC_GetSysClockFreq+0x94>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	0c5b      	lsrs	r3, r3, #17
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	4a11      	ldr	r2, [pc, #68]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002072:	5cd3      	ldrb	r3, [r2, r3]
 8002074:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a0d      	ldr	r2, [pc, #52]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800207a:	fb03 f202 	mul.w	r2, r3, r2
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	fbb2 f3f3 	udiv	r3, r2, r3
 8002084:	617b      	str	r3, [r7, #20]
 8002086:	e004      	b.n	8002092 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a0c      	ldr	r2, [pc, #48]	@ (80020bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800208c:	fb02 f303 	mul.w	r3, r2, r3
 8002090:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	613b      	str	r3, [r7, #16]
      break;
 8002096:	e002      	b.n	800209e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002098:	4b05      	ldr	r3, [pc, #20]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800209a:	613b      	str	r3, [r7, #16]
      break;
 800209c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800209e:	693b      	ldr	r3, [r7, #16]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	371c      	adds	r7, #28
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40021000 	.word	0x40021000
 80020b0:	007a1200 	.word	0x007a1200
 80020b4:	08003b6c 	.word	0x08003b6c
 80020b8:	08003b7c 	.word	0x08003b7c
 80020bc:	003d0900 	.word	0x003d0900

080020c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020c4:	4b02      	ldr	r3, [pc, #8]	@ (80020d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80020c6:	681b      	ldr	r3, [r3, #0]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc80      	pop	{r7}
 80020ce:	4770      	bx	lr
 80020d0:	20000000 	.word	0x20000000

080020d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020d8:	f7ff fff2 	bl	80020c0 <HAL_RCC_GetHCLKFreq>
 80020dc:	4602      	mov	r2, r0
 80020de:	4b05      	ldr	r3, [pc, #20]	@ (80020f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	0a1b      	lsrs	r3, r3, #8
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	4903      	ldr	r1, [pc, #12]	@ (80020f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020ea:	5ccb      	ldrb	r3, [r1, r3]
 80020ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40021000 	.word	0x40021000
 80020f8:	08003b64 	.word	0x08003b64

080020fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002100:	f7ff ffde 	bl	80020c0 <HAL_RCC_GetHCLKFreq>
 8002104:	4602      	mov	r2, r0
 8002106:	4b05      	ldr	r3, [pc, #20]	@ (800211c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	0adb      	lsrs	r3, r3, #11
 800210c:	f003 0307 	and.w	r3, r3, #7
 8002110:	4903      	ldr	r1, [pc, #12]	@ (8002120 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002112:	5ccb      	ldrb	r3, [r1, r3]
 8002114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002118:	4618      	mov	r0, r3
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40021000 	.word	0x40021000
 8002120:	08003b64 	.word	0x08003b64

08002124 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800212c:	4b0a      	ldr	r3, [pc, #40]	@ (8002158 <RCC_Delay+0x34>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a0a      	ldr	r2, [pc, #40]	@ (800215c <RCC_Delay+0x38>)
 8002132:	fba2 2303 	umull	r2, r3, r2, r3
 8002136:	0a5b      	lsrs	r3, r3, #9
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	fb02 f303 	mul.w	r3, r2, r3
 800213e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002140:	bf00      	nop
  }
  while (Delay --);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	1e5a      	subs	r2, r3, #1
 8002146:	60fa      	str	r2, [r7, #12]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1f9      	bne.n	8002140 <RCC_Delay+0x1c>
}
 800214c:	bf00      	nop
 800214e:	bf00      	nop
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr
 8002158:	20000000 	.word	0x20000000
 800215c:	10624dd3 	.word	0x10624dd3

08002160 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002168:	2300      	movs	r3, #0
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	2300      	movs	r3, #0
 800216e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	2b00      	cmp	r3, #0
 800217a:	d07d      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800217c:	2300      	movs	r3, #0
 800217e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002180:	4b4f      	ldr	r3, [pc, #316]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002182:	69db      	ldr	r3, [r3, #28]
 8002184:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d10d      	bne.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800218c:	4b4c      	ldr	r3, [pc, #304]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	4a4b      	ldr	r2, [pc, #300]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002196:	61d3      	str	r3, [r2, #28]
 8002198:	4b49      	ldr	r3, [pc, #292]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800219a:	69db      	ldr	r3, [r3, #28]
 800219c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021a0:	60bb      	str	r3, [r7, #8]
 80021a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021a4:	2301      	movs	r3, #1
 80021a6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a8:	4b46      	ldr	r3, [pc, #280]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d118      	bne.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021b4:	4b43      	ldr	r3, [pc, #268]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a42      	ldr	r2, [pc, #264]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021c0:	f7fe fc68 	bl	8000a94 <HAL_GetTick>
 80021c4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c6:	e008      	b.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021c8:	f7fe fc64 	bl	8000a94 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b64      	cmp	r3, #100	@ 0x64
 80021d4:	d901      	bls.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e06d      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021da:	4b3a      	ldr	r3, [pc, #232]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d0f0      	beq.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80021e6:	4b36      	ldr	r3, [pc, #216]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021e8:	6a1b      	ldr	r3, [r3, #32]
 80021ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021ee:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d02e      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	429a      	cmp	r2, r3
 8002202:	d027      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002204:	4b2e      	ldr	r3, [pc, #184]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800220c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800220e:	4b2e      	ldr	r3, [pc, #184]	@ (80022c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002210:	2201      	movs	r2, #1
 8002212:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002214:	4b2c      	ldr	r3, [pc, #176]	@ (80022c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800221a:	4a29      	ldr	r2, [pc, #164]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	2b00      	cmp	r3, #0
 8002228:	d014      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222a:	f7fe fc33 	bl	8000a94 <HAL_GetTick>
 800222e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002230:	e00a      	b.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002232:	f7fe fc2f 	bl	8000a94 <HAL_GetTick>
 8002236:	4602      	mov	r2, r0
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002240:	4293      	cmp	r3, r2
 8002242:	d901      	bls.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e036      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002248:	4b1d      	ldr	r3, [pc, #116]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0ee      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002254:	4b1a      	ldr	r3, [pc, #104]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002256:	6a1b      	ldr	r3, [r3, #32]
 8002258:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	4917      	ldr	r1, [pc, #92]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002262:	4313      	orrs	r3, r2
 8002264:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002266:	7dfb      	ldrb	r3, [r7, #23]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d105      	bne.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800226c:	4b14      	ldr	r3, [pc, #80]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	4a13      	ldr	r2, [pc, #76]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002272:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002276:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0302 	and.w	r3, r3, #2
 8002280:	2b00      	cmp	r3, #0
 8002282:	d008      	beq.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002284:	4b0e      	ldr	r3, [pc, #56]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	490b      	ldr	r1, [pc, #44]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002292:	4313      	orrs	r3, r2
 8002294:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0310 	and.w	r3, r3, #16
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d008      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022a2:	4b07      	ldr	r3, [pc, #28]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	4904      	ldr	r1, [pc, #16]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3718      	adds	r7, #24
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40021000 	.word	0x40021000
 80022c4:	40007000 	.word	0x40007000
 80022c8:	42420440 	.word	0x42420440

080022cc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b088      	sub	sp, #32
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80022d4:	2300      	movs	r3, #0
 80022d6:	617b      	str	r3, [r7, #20]
 80022d8:	2300      	movs	r3, #0
 80022da:	61fb      	str	r3, [r7, #28]
 80022dc:	2300      	movs	r3, #0
 80022de:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80022e0:	2300      	movs	r3, #0
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	2300      	movs	r3, #0
 80022e6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b10      	cmp	r3, #16
 80022ec:	d00a      	beq.n	8002304 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2b10      	cmp	r3, #16
 80022f2:	f200 808a 	bhi.w	800240a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d045      	beq.n	8002388 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d075      	beq.n	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002302:	e082      	b.n	800240a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002304:	4b46      	ldr	r3, [pc, #280]	@ (8002420 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800230a:	4b45      	ldr	r3, [pc, #276]	@ (8002420 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d07b      	beq.n	800240e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	0c9b      	lsrs	r3, r3, #18
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	4a41      	ldr	r2, [pc, #260]	@ (8002424 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002320:	5cd3      	ldrb	r3, [r2, r3]
 8002322:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d015      	beq.n	800235a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800232e:	4b3c      	ldr	r3, [pc, #240]	@ (8002420 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	0c5b      	lsrs	r3, r3, #17
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	4a3b      	ldr	r2, [pc, #236]	@ (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800233a:	5cd3      	ldrb	r3, [r2, r3]
 800233c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00d      	beq.n	8002364 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002348:	4a38      	ldr	r2, [pc, #224]	@ (800242c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	fb02 f303 	mul.w	r3, r2, r3
 8002356:	61fb      	str	r3, [r7, #28]
 8002358:	e004      	b.n	8002364 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	4a34      	ldr	r2, [pc, #208]	@ (8002430 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800235e:	fb02 f303 	mul.w	r3, r2, r3
 8002362:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002364:	4b2e      	ldr	r3, [pc, #184]	@ (8002420 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800236c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002370:	d102      	bne.n	8002378 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	61bb      	str	r3, [r7, #24]
      break;
 8002376:	e04a      	b.n	800240e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	4a2d      	ldr	r2, [pc, #180]	@ (8002434 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800237e:	fba2 2303 	umull	r2, r3, r2, r3
 8002382:	085b      	lsrs	r3, r3, #1
 8002384:	61bb      	str	r3, [r7, #24]
      break;
 8002386:	e042      	b.n	800240e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002388:	4b25      	ldr	r3, [pc, #148]	@ (8002420 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002394:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002398:	d108      	bne.n	80023ac <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d003      	beq.n	80023ac <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80023a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023a8:	61bb      	str	r3, [r7, #24]
 80023aa:	e01f      	b.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023b6:	d109      	bne.n	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80023b8:	4b19      	ldr	r3, [pc, #100]	@ (8002420 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80023ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80023c4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80023c8:	61bb      	str	r3, [r7, #24]
 80023ca:	e00f      	b.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80023d6:	d11c      	bne.n	8002412 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80023d8:	4b11      	ldr	r3, [pc, #68]	@ (8002420 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d016      	beq.n	8002412 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80023e4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80023e8:	61bb      	str	r3, [r7, #24]
      break;
 80023ea:	e012      	b.n	8002412 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80023ec:	e011      	b.n	8002412 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80023ee:	f7ff fe85 	bl	80020fc <HAL_RCC_GetPCLK2Freq>
 80023f2:	4602      	mov	r2, r0
 80023f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002420 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	0b9b      	lsrs	r3, r3, #14
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	3301      	adds	r3, #1
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	fbb2 f3f3 	udiv	r3, r2, r3
 8002406:	61bb      	str	r3, [r7, #24]
      break;
 8002408:	e004      	b.n	8002414 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800240a:	bf00      	nop
 800240c:	e002      	b.n	8002414 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800240e:	bf00      	nop
 8002410:	e000      	b.n	8002414 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002412:	bf00      	nop
    }
  }
  return (frequency);
 8002414:	69bb      	ldr	r3, [r7, #24]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3720      	adds	r7, #32
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	40021000 	.word	0x40021000
 8002424:	08003b80 	.word	0x08003b80
 8002428:	08003b90 	.word	0x08003b90
 800242c:	007a1200 	.word	0x007a1200
 8002430:	003d0900 	.word	0x003d0900
 8002434:	aaaaaaab 	.word	0xaaaaaaab

08002438 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8002440:	2300      	movs	r3, #0
 8002442:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e07a      	b.n	8002544 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	7c5b      	ldrb	r3, [r3, #17]
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b00      	cmp	r3, #0
 8002456:	d105      	bne.n	8002464 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7fe f966 	bl	8000730 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2202      	movs	r2, #2
 8002468:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 faea 	bl	8002a44 <HAL_RTC_WaitForSynchro>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d004      	beq.n	8002480 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2204      	movs	r2, #4
 800247a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e061      	b.n	8002544 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f000 fba3 	bl	8002bcc <RTC_EnterInitMode>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d004      	beq.n	8002496 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2204      	movs	r2, #4
 8002490:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e056      	b.n	8002544 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f022 0207 	bic.w	r2, r2, #7
 80024a4:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d005      	beq.n	80024ba <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80024ae:	4b27      	ldr	r3, [pc, #156]	@ (800254c <HAL_RTC_Init+0x114>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b2:	4a26      	ldr	r2, [pc, #152]	@ (800254c <HAL_RTC_Init+0x114>)
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80024ba:	4b24      	ldr	r3, [pc, #144]	@ (800254c <HAL_RTC_Init+0x114>)
 80024bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024be:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	4921      	ldr	r1, [pc, #132]	@ (800254c <HAL_RTC_Init+0x114>)
 80024c8:	4313      	orrs	r3, r2
 80024ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d4:	d003      	beq.n	80024de <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	e00e      	b.n	80024fc <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80024de:	2001      	movs	r0, #1
 80024e0:	f7ff fef4 	bl	80022cc <HAL_RCCEx_GetPeriphCLKFreq>
 80024e4:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d104      	bne.n	80024f6 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2204      	movs	r2, #4
 80024f0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e026      	b.n	8002544 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	3b01      	subs	r3, #1
 80024fa:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	0c1a      	lsrs	r2, r3, #16
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f002 020f 	and.w	r2, r2, #15
 8002508:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	b292      	uxth	r2, r2
 8002512:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f000 fb81 	bl	8002c1c <RTC_ExitInitMode>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d004      	beq.n	800252a <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2204      	movs	r2, #4
 8002524:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e00c      	b.n	8002544 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8002542:	2300      	movs	r3, #0
  }
}
 8002544:	4618      	mov	r0, r3
 8002546:	3710      	adds	r7, #16
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40006c00 	.word	0x40006c00

08002550 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002550:	b590      	push	{r4, r7, lr}
 8002552:	b087      	sub	sp, #28
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]
 8002560:	2300      	movs	r3, #0
 8002562:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d002      	beq.n	8002570 <HAL_RTC_SetTime+0x20>
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d101      	bne.n	8002574 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e080      	b.n	8002676 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	7c1b      	ldrb	r3, [r3, #16]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d101      	bne.n	8002580 <HAL_RTC_SetTime+0x30>
 800257c:	2302      	movs	r3, #2
 800257e:	e07a      	b.n	8002676 <HAL_RTC_SetTime+0x126>
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2201      	movs	r2, #1
 8002584:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2202      	movs	r2, #2
 800258a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d113      	bne.n	80025ba <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	461a      	mov	r2, r3
 8002598:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800259c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	785b      	ldrb	r3, [r3, #1]
 80025a4:	4619      	mov	r1, r3
 80025a6:	460b      	mov	r3, r1
 80025a8:	011b      	lsls	r3, r3, #4
 80025aa:	1a5b      	subs	r3, r3, r1
 80025ac:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80025ae:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80025b4:	4413      	add	r3, r2
 80025b6:	617b      	str	r3, [r7, #20]
 80025b8:	e01e      	b.n	80025f8 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	4618      	mov	r0, r3
 80025c0:	f000 fb71 	bl	8002ca6 <RTC_Bcd2ToByte>
 80025c4:	4603      	mov	r3, r0
 80025c6:	461a      	mov	r2, r3
 80025c8:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80025cc:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	785b      	ldrb	r3, [r3, #1]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f000 fb66 	bl	8002ca6 <RTC_Bcd2ToByte>
 80025da:	4603      	mov	r3, r0
 80025dc:	461a      	mov	r2, r3
 80025de:	4613      	mov	r3, r2
 80025e0:	011b      	lsls	r3, r3, #4
 80025e2:	1a9b      	subs	r3, r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80025e6:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	789b      	ldrb	r3, [r3, #2]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f000 fb5a 	bl	8002ca6 <RTC_Bcd2ToByte>
 80025f2:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80025f4:	4423      	add	r3, r4
 80025f6:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80025f8:	6979      	ldr	r1, [r7, #20]
 80025fa:	68f8      	ldr	r0, [r7, #12]
 80025fc:	f000 fa7f 	bl	8002afe <RTC_WriteTimeCounter>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d007      	beq.n	8002616 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2204      	movs	r2, #4
 800260a:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2200      	movs	r2, #0
 8002610:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e02f      	b.n	8002676 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	685a      	ldr	r2, [r3, #4]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f022 0205 	bic.w	r2, r2, #5
 8002624:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f000 fa90 	bl	8002b4c <RTC_ReadAlarmCounter>
 800262c:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002634:	d018      	beq.n	8002668 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	429a      	cmp	r2, r3
 800263c:	d214      	bcs.n	8002668 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8002644:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8002648:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800264a:	6939      	ldr	r1, [r7, #16]
 800264c:	68f8      	ldr	r0, [r7, #12]
 800264e:	f000 fa96 	bl	8002b7e <RTC_WriteAlarmCounter>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d007      	beq.n	8002668 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2204      	movs	r2, #4
 800265c:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2200      	movs	r2, #0
 8002662:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e006      	b.n	8002676 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2201      	movs	r2, #1
 800266c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2200      	movs	r2, #0
 8002672:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8002674:	2300      	movs	r3, #0
  }
}
 8002676:	4618      	mov	r0, r3
 8002678:	371c      	adds	r7, #28
 800267a:	46bd      	mov	sp, r7
 800267c:	bd90      	pop	{r4, r7, pc}
	...

08002680 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b088      	sub	sp, #32
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 800268c:	2300      	movs	r3, #0
 800268e:	61bb      	str	r3, [r7, #24]
 8002690:	2300      	movs	r3, #0
 8002692:	61fb      	str	r3, [r7, #28]
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]
 8002698:	2300      	movs	r3, #0
 800269a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d002      	beq.n	80026a8 <HAL_RTC_GetTime+0x28>
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e0b5      	b.n	8002818 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e0ac      	b.n	8002818 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80026be:	68f8      	ldr	r0, [r7, #12]
 80026c0:	f000 f9ed 	bl	8002a9e <RTC_ReadTimeCounter>
 80026c4:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	4a55      	ldr	r2, [pc, #340]	@ (8002820 <HAL_RTC_GetTime+0x1a0>)
 80026ca:	fba2 2303 	umull	r2, r3, r2, r3
 80026ce:	0adb      	lsrs	r3, r3, #11
 80026d0:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	4b52      	ldr	r3, [pc, #328]	@ (8002820 <HAL_RTC_GetTime+0x1a0>)
 80026d6:	fba3 1302 	umull	r1, r3, r3, r2
 80026da:	0adb      	lsrs	r3, r3, #11
 80026dc:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80026e0:	fb01 f303 	mul.w	r3, r1, r3
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	4a4f      	ldr	r2, [pc, #316]	@ (8002824 <HAL_RTC_GetTime+0x1a4>)
 80026e8:	fba2 2303 	umull	r2, r3, r2, r3
 80026ec:	095b      	lsrs	r3, r3, #5
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	4a4a      	ldr	r2, [pc, #296]	@ (8002820 <HAL_RTC_GetTime+0x1a0>)
 80026f8:	fba2 1203 	umull	r1, r2, r2, r3
 80026fc:	0ad2      	lsrs	r2, r2, #11
 80026fe:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8002702:	fb01 f202 	mul.w	r2, r1, r2
 8002706:	1a9a      	subs	r2, r3, r2
 8002708:	4b46      	ldr	r3, [pc, #280]	@ (8002824 <HAL_RTC_GetTime+0x1a4>)
 800270a:	fba3 1302 	umull	r1, r3, r3, r2
 800270e:	0959      	lsrs	r1, r3, #5
 8002710:	460b      	mov	r3, r1
 8002712:	011b      	lsls	r3, r3, #4
 8002714:	1a5b      	subs	r3, r3, r1
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	1ad1      	subs	r1, r2, r3
 800271a:	b2ca      	uxtb	r2, r1
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	2b17      	cmp	r3, #23
 8002724:	d955      	bls.n	80027d2 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	4a3f      	ldr	r2, [pc, #252]	@ (8002828 <HAL_RTC_GetTime+0x1a8>)
 800272a:	fba2 2303 	umull	r2, r3, r2, r3
 800272e:	091b      	lsrs	r3, r3, #4
 8002730:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8002732:	6939      	ldr	r1, [r7, #16]
 8002734:	4b3c      	ldr	r3, [pc, #240]	@ (8002828 <HAL_RTC_GetTime+0x1a8>)
 8002736:	fba3 2301 	umull	r2, r3, r3, r1
 800273a:	091a      	lsrs	r2, r3, #4
 800273c:	4613      	mov	r3, r2
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	4413      	add	r3, r2
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	1aca      	subs	r2, r1, r3
 8002746:	b2d2      	uxtb	r2, r2
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f000 f9fd 	bl	8002b4c <RTC_ReadAlarmCounter>
 8002752:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800275a:	d008      	beq.n	800276e <HAL_RTC_GetTime+0xee>
 800275c:	69fa      	ldr	r2, [r7, #28]
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	429a      	cmp	r2, r3
 8002762:	d904      	bls.n	800276e <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8002764:	69fa      	ldr	r2, [r7, #28]
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	61fb      	str	r3, [r7, #28]
 800276c:	e002      	b.n	8002774 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800276e:	f04f 33ff 	mov.w	r3, #4294967295
 8002772:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	4a2d      	ldr	r2, [pc, #180]	@ (800282c <HAL_RTC_GetTime+0x1ac>)
 8002778:	fb02 f303 	mul.w	r3, r2, r3
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002782:	69b9      	ldr	r1, [r7, #24]
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f000 f9ba 	bl	8002afe <RTC_WriteTimeCounter>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e041      	b.n	8002818 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279a:	d00c      	beq.n	80027b6 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 800279c:	69fa      	ldr	r2, [r7, #28]
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	4413      	add	r3, r2
 80027a2:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80027a4:	69f9      	ldr	r1, [r7, #28]
 80027a6:	68f8      	ldr	r0, [r7, #12]
 80027a8:	f000 f9e9 	bl	8002b7e <RTC_WriteAlarmCounter>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00a      	beq.n	80027c8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e030      	b.n	8002818 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80027b6:	69f9      	ldr	r1, [r7, #28]
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f000 f9e0 	bl	8002b7e <RTC_WriteAlarmCounter>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e027      	b.n	8002818 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 80027c8:	6979      	ldr	r1, [r7, #20]
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 fa88 	bl	8002ce0 <RTC_DateUpdate>
 80027d0:	e003      	b.n	80027da <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d01a      	beq.n	8002816 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f000 fa41 	bl	8002c6c <RTC_ByteToBcd2>
 80027ea:	4603      	mov	r3, r0
 80027ec:	461a      	mov	r2, r3
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	785b      	ldrb	r3, [r3, #1]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f000 fa38 	bl	8002c6c <RTC_ByteToBcd2>
 80027fc:	4603      	mov	r3, r0
 80027fe:	461a      	mov	r2, r3
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	789b      	ldrb	r3, [r3, #2]
 8002808:	4618      	mov	r0, r3
 800280a:	f000 fa2f 	bl	8002c6c <RTC_ByteToBcd2>
 800280e:	4603      	mov	r3, r0
 8002810:	461a      	mov	r2, r3
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002816:	2300      	movs	r3, #0
}
 8002818:	4618      	mov	r0, r3
 800281a:	3720      	adds	r7, #32
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	91a2b3c5 	.word	0x91a2b3c5
 8002824:	88888889 	.word	0x88888889
 8002828:	aaaaaaab 	.word	0xaaaaaaab
 800282c:	00015180 	.word	0x00015180

08002830 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b088      	sub	sp, #32
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 800283c:	2300      	movs	r3, #0
 800283e:	61fb      	str	r3, [r7, #28]
 8002840:	2300      	movs	r3, #0
 8002842:	61bb      	str	r3, [r7, #24]
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d002      	beq.n	8002854 <HAL_RTC_SetDate+0x24>
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d101      	bne.n	8002858 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e097      	b.n	8002988 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	7c1b      	ldrb	r3, [r3, #16]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d101      	bne.n	8002864 <HAL_RTC_SetDate+0x34>
 8002860:	2302      	movs	r3, #2
 8002862:	e091      	b.n	8002988 <HAL_RTC_SetDate+0x158>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2201      	movs	r2, #1
 8002868:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2202      	movs	r2, #2
 800286e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d10c      	bne.n	8002890 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	78da      	ldrb	r2, [r3, #3]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	785a      	ldrb	r2, [r3, #1]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	789a      	ldrb	r2, [r3, #2]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	739a      	strb	r2, [r3, #14]
 800288e:	e01a      	b.n	80028c6 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	78db      	ldrb	r3, [r3, #3]
 8002894:	4618      	mov	r0, r3
 8002896:	f000 fa06 	bl	8002ca6 <RTC_Bcd2ToByte>
 800289a:	4603      	mov	r3, r0
 800289c:	461a      	mov	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	785b      	ldrb	r3, [r3, #1]
 80028a6:	4618      	mov	r0, r3
 80028a8:	f000 f9fd 	bl	8002ca6 <RTC_Bcd2ToByte>
 80028ac:	4603      	mov	r3, r0
 80028ae:	461a      	mov	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	789b      	ldrb	r3, [r3, #2]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f000 f9f4 	bl	8002ca6 <RTC_Bcd2ToByte>
 80028be:	4603      	mov	r3, r0
 80028c0:	461a      	mov	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	7bdb      	ldrb	r3, [r3, #15]
 80028ca:	4618      	mov	r0, r3
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	7b59      	ldrb	r1, [r3, #13]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	7b9b      	ldrb	r3, [r3, #14]
 80028d4:	461a      	mov	r2, r3
 80028d6:	f000 fadf 	bl	8002e98 <RTC_WeekDayNum>
 80028da:	4603      	mov	r3, r0
 80028dc:	461a      	mov	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	7b1a      	ldrb	r2, [r3, #12]
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f000 f8d7 	bl	8002a9e <RTC_ReadTimeCounter>
 80028f0:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	4a26      	ldr	r2, [pc, #152]	@ (8002990 <HAL_RTC_SetDate+0x160>)
 80028f6:	fba2 2303 	umull	r2, r3, r2, r3
 80028fa:	0adb      	lsrs	r3, r3, #11
 80028fc:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	2b18      	cmp	r3, #24
 8002902:	d93a      	bls.n	800297a <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	4a23      	ldr	r2, [pc, #140]	@ (8002994 <HAL_RTC_SetDate+0x164>)
 8002908:	fba2 2303 	umull	r2, r3, r2, r3
 800290c:	091b      	lsrs	r3, r3, #4
 800290e:	4a22      	ldr	r2, [pc, #136]	@ (8002998 <HAL_RTC_SetDate+0x168>)
 8002910:	fb02 f303 	mul.w	r3, r2, r3
 8002914:	69fa      	ldr	r2, [r7, #28]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800291a:	69f9      	ldr	r1, [r7, #28]
 800291c:	68f8      	ldr	r0, [r7, #12]
 800291e:	f000 f8ee 	bl	8002afe <RTC_WriteTimeCounter>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d007      	beq.n	8002938 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2204      	movs	r2, #4
 800292c:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e027      	b.n	8002988 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 f907 	bl	8002b4c <RTC_ReadAlarmCounter>
 800293e:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002946:	d018      	beq.n	800297a <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	429a      	cmp	r2, r3
 800294e:	d214      	bcs.n	800297a <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8002956:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800295a:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800295c:	69b9      	ldr	r1, [r7, #24]
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f000 f90d 	bl	8002b7e <RTC_WriteAlarmCounter>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d007      	beq.n	800297a <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2204      	movs	r2, #4
 800296e:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e006      	b.n	8002988 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2201      	movs	r2, #1
 800297e:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	3720      	adds	r7, #32
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	91a2b3c5 	.word	0x91a2b3c5
 8002994:	aaaaaaab 	.word	0xaaaaaaab
 8002998:	00015180 	.word	0x00015180

0800299c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b086      	sub	sp, #24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 80029a8:	f107 0314 	add.w	r3, r7, #20
 80029ac:	2100      	movs	r1, #0
 80029ae:	460a      	mov	r2, r1
 80029b0:	801a      	strh	r2, [r3, #0]
 80029b2:	460a      	mov	r2, r1
 80029b4:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d002      	beq.n	80029c2 <HAL_RTC_GetDate+0x26>
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e03a      	b.n	8002a3c <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80029c6:	f107 0314 	add.w	r3, r7, #20
 80029ca:	2200      	movs	r2, #0
 80029cc:	4619      	mov	r1, r3
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f7ff fe56 	bl	8002680 <HAL_RTC_GetTime>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e02e      	b.n	8002a3c <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	7b1a      	ldrb	r2, [r3, #12]
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	7bda      	ldrb	r2, [r3, #15]
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	7b5a      	ldrb	r2, [r3, #13]
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	7b9a      	ldrb	r2, [r3, #14]
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d01a      	beq.n	8002a3a <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	78db      	ldrb	r3, [r3, #3]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f000 f92f 	bl	8002c6c <RTC_ByteToBcd2>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	461a      	mov	r2, r3
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	785b      	ldrb	r3, [r3, #1]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f000 f926 	bl	8002c6c <RTC_ByteToBcd2>
 8002a20:	4603      	mov	r3, r0
 8002a22:	461a      	mov	r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	789b      	ldrb	r3, [r3, #2]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f000 f91d 	bl	8002c6c <RTC_ByteToBcd2>
 8002a32:	4603      	mov	r3, r0
 8002a34:	461a      	mov	r2, r3
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3718      	adds	r7, #24
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e01d      	b.n	8002a96 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	685a      	ldr	r2, [r3, #4]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0208 	bic.w	r2, r2, #8
 8002a68:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002a6a:	f7fe f813 	bl	8000a94 <HAL_GetTick>
 8002a6e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002a70:	e009      	b.n	8002a86 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002a72:	f7fe f80f 	bl	8000a94 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a80:	d901      	bls.n	8002a86 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e007      	b.n	8002a96 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f003 0308 	and.w	r3, r3, #8
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0ee      	beq.n	8002a72 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b087      	sub	sp, #28
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	827b      	strh	r3, [r7, #18]
 8002aaa:	2300      	movs	r3, #0
 8002aac:	823b      	strh	r3, [r7, #16]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	69db      	ldr	r3, [r3, #28]
 8002ac4:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8002ace:	8a7a      	ldrh	r2, [r7, #18]
 8002ad0:	8a3b      	ldrh	r3, [r7, #16]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d008      	beq.n	8002ae8 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8002ad6:	8a3b      	ldrh	r3, [r7, #16]
 8002ad8:	041a      	lsls	r2, r3, #16
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	e004      	b.n	8002af2 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8002ae8:	8a7b      	ldrh	r3, [r7, #18]
 8002aea:	041a      	lsls	r2, r3, #16
 8002aec:	89fb      	ldrh	r3, [r7, #14]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8002af2:	697b      	ldr	r3, [r7, #20]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	371c      	adds	r7, #28
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bc80      	pop	{r7}
 8002afc:	4770      	bx	lr

08002afe <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b084      	sub	sp, #16
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
 8002b06:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f000 f85d 	bl	8002bcc <RTC_EnterInitMode>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d002      	beq.n	8002b1e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	73fb      	strb	r3, [r7, #15]
 8002b1c:	e011      	b.n	8002b42 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	683a      	ldr	r2, [r7, #0]
 8002b24:	0c12      	lsrs	r2, r2, #16
 8002b26:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	b292      	uxth	r2, r2
 8002b30:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f872 	bl	8002c1c <RTC_ExitInitMode>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3710      	adds	r7, #16
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8002b54:	2300      	movs	r3, #0
 8002b56:	81fb      	strh	r3, [r7, #14]
 8002b58:	2300      	movs	r3, #0
 8002b5a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6a1b      	ldr	r3, [r3, #32]
 8002b62:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8002b6c:	89fb      	ldrh	r3, [r7, #14]
 8002b6e:	041a      	lsls	r2, r3, #16
 8002b70:	89bb      	ldrh	r3, [r7, #12]
 8002b72:	4313      	orrs	r3, r2
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3714      	adds	r7, #20
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bc80      	pop	{r7}
 8002b7c:	4770      	bx	lr

08002b7e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b084      	sub	sp, #16
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
 8002b86:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 f81d 	bl	8002bcc <RTC_EnterInitMode>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d002      	beq.n	8002b9e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	73fb      	strb	r3, [r7, #15]
 8002b9c:	e011      	b.n	8002bc2 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	683a      	ldr	r2, [r7, #0]
 8002ba4:	0c12      	lsrs	r2, r2, #16
 8002ba6:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	683a      	ldr	r2, [r7, #0]
 8002bae:	b292      	uxth	r2, r2
 8002bb0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f832 	bl	8002c1c <RTC_ExitInitMode>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8002bd8:	f7fd ff5c 	bl	8000a94 <HAL_GetTick>
 8002bdc:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002bde:	e009      	b.n	8002bf4 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002be0:	f7fd ff58 	bl	8000a94 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bee:	d901      	bls.n	8002bf4 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e00f      	b.n	8002c14 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f003 0320 	and.w	r3, r3, #32
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0ee      	beq.n	8002be0 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f042 0210 	orr.w	r2, r2, #16
 8002c10:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8002c12:	2300      	movs	r3, #0
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c24:	2300      	movs	r3, #0
 8002c26:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685a      	ldr	r2, [r3, #4]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f022 0210 	bic.w	r2, r2, #16
 8002c36:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002c38:	f7fd ff2c 	bl	8000a94 <HAL_GetTick>
 8002c3c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002c3e:	e009      	b.n	8002c54 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002c40:	f7fd ff28 	bl	8000a94 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c4e:	d901      	bls.n	8002c54 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e007      	b.n	8002c64 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f003 0320 	and.w	r3, r3, #32
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d0ee      	beq.n	8002c40 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3710      	adds	r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	4603      	mov	r3, r0
 8002c74:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002c76:	2300      	movs	r3, #0
 8002c78:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8002c7a:	e005      	b.n	8002c88 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	3b0a      	subs	r3, #10
 8002c86:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8002c88:	79fb      	ldrb	r3, [r7, #7]
 8002c8a:	2b09      	cmp	r3, #9
 8002c8c:	d8f6      	bhi.n	8002c7c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	011b      	lsls	r3, r3, #4
 8002c94:	b2da      	uxtb	r2, r3
 8002c96:	79fb      	ldrb	r3, [r7, #7]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	b2db      	uxtb	r3, r3
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3714      	adds	r7, #20
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bc80      	pop	{r7}
 8002ca4:	4770      	bx	lr

08002ca6 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b085      	sub	sp, #20
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	4603      	mov	r3, r0
 8002cae:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8002cb4:	79fb      	ldrb	r3, [r7, #7]
 8002cb6:	091b      	lsrs	r3, r3, #4
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	461a      	mov	r2, r3
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	4413      	add	r3, r2
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002cc6:	79fb      	ldrb	r3, [r7, #7]
 8002cc8:	f003 030f 	and.w	r3, r3, #15
 8002ccc:	b2da      	uxtb	r2, r3
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	4413      	add	r3, r2
 8002cd4:	b2db      	uxtb	r3, r3
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bc80      	pop	{r7}
 8002cde:	4770      	bx	lr

08002ce0 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8002cea:	2300      	movs	r3, #0
 8002cec:	617b      	str	r3, [r7, #20]
 8002cee:	2300      	movs	r3, #0
 8002cf0:	613b      	str	r3, [r7, #16]
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	7bdb      	ldrb	r3, [r3, #15]
 8002cfe:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	7b5b      	ldrb	r3, [r3, #13]
 8002d04:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	7b9b      	ldrb	r3, [r3, #14]
 8002d0a:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	60bb      	str	r3, [r7, #8]
 8002d10:	e06f      	b.n	8002df2 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d011      	beq.n	8002d3c <RTC_DateUpdate+0x5c>
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	2b03      	cmp	r3, #3
 8002d1c:	d00e      	beq.n	8002d3c <RTC_DateUpdate+0x5c>
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	2b05      	cmp	r3, #5
 8002d22:	d00b      	beq.n	8002d3c <RTC_DateUpdate+0x5c>
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	2b07      	cmp	r3, #7
 8002d28:	d008      	beq.n	8002d3c <RTC_DateUpdate+0x5c>
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	2b08      	cmp	r3, #8
 8002d2e:	d005      	beq.n	8002d3c <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	2b0a      	cmp	r3, #10
 8002d34:	d002      	beq.n	8002d3c <RTC_DateUpdate+0x5c>
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	2b0c      	cmp	r3, #12
 8002d3a:	d117      	bne.n	8002d6c <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2b1e      	cmp	r3, #30
 8002d40:	d803      	bhi.n	8002d4a <RTC_DateUpdate+0x6a>
      {
        day++;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	3301      	adds	r3, #1
 8002d46:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002d48:	e050      	b.n	8002dec <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	2b0c      	cmp	r3, #12
 8002d4e:	d005      	beq.n	8002d5c <RTC_DateUpdate+0x7c>
        {
          month++;
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	3301      	adds	r3, #1
 8002d54:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002d56:	2301      	movs	r3, #1
 8002d58:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002d5a:	e047      	b.n	8002dec <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002d60:	2301      	movs	r3, #1
 8002d62:	60fb      	str	r3, [r7, #12]
          year++;
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	3301      	adds	r3, #1
 8002d68:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8002d6a:	e03f      	b.n	8002dec <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	2b04      	cmp	r3, #4
 8002d70:	d008      	beq.n	8002d84 <RTC_DateUpdate+0xa4>
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	2b06      	cmp	r3, #6
 8002d76:	d005      	beq.n	8002d84 <RTC_DateUpdate+0xa4>
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	2b09      	cmp	r3, #9
 8002d7c:	d002      	beq.n	8002d84 <RTC_DateUpdate+0xa4>
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	2b0b      	cmp	r3, #11
 8002d82:	d10c      	bne.n	8002d9e <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2b1d      	cmp	r3, #29
 8002d88:	d803      	bhi.n	8002d92 <RTC_DateUpdate+0xb2>
      {
        day++;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002d90:	e02c      	b.n	8002dec <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	3301      	adds	r3, #1
 8002d96:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002d9c:	e026      	b.n	8002dec <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d123      	bne.n	8002dec <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2b1b      	cmp	r3, #27
 8002da8:	d803      	bhi.n	8002db2 <RTC_DateUpdate+0xd2>
      {
        day++;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	3301      	adds	r3, #1
 8002dae:	60fb      	str	r3, [r7, #12]
 8002db0:	e01c      	b.n	8002dec <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2b1c      	cmp	r3, #28
 8002db6:	d111      	bne.n	8002ddc <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f000 f839 	bl	8002e34 <RTC_IsLeapYear>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d003      	beq.n	8002dd0 <RTC_DateUpdate+0xf0>
        {
          day++;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	60fb      	str	r3, [r7, #12]
 8002dce:	e00d      	b.n	8002dec <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	60fb      	str	r3, [r7, #12]
 8002dda:	e007      	b.n	8002dec <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2b1d      	cmp	r3, #29
 8002de0:	d104      	bne.n	8002dec <RTC_DateUpdate+0x10c>
      {
        month++;
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	3301      	adds	r3, #1
 8002de6:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002de8:	2301      	movs	r3, #1
 8002dea:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	3301      	adds	r3, #1
 8002df0:	60bb      	str	r3, [r7, #8]
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d38b      	bcc.n	8002d12 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	b2da      	uxtb	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	b2d2      	uxtb	r2, r2
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	6978      	ldr	r0, [r7, #20]
 8002e1e:	f000 f83b 	bl	8002e98 <RTC_WeekDayNum>
 8002e22:	4603      	mov	r3, r0
 8002e24:	461a      	mov	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	731a      	strb	r2, [r3, #12]
}
 8002e2a:	bf00      	nop
 8002e2c:	3718      	adds	r7, #24
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
	...

08002e34 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8002e3e:	88fb      	ldrh	r3, [r7, #6]
 8002e40:	f003 0303 	and.w	r3, r3, #3
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	e01d      	b.n	8002e8a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8002e4e:	88fb      	ldrh	r3, [r7, #6]
 8002e50:	4a10      	ldr	r2, [pc, #64]	@ (8002e94 <RTC_IsLeapYear+0x60>)
 8002e52:	fba2 1203 	umull	r1, r2, r2, r3
 8002e56:	0952      	lsrs	r2, r2, #5
 8002e58:	2164      	movs	r1, #100	@ 0x64
 8002e5a:	fb01 f202 	mul.w	r2, r1, r2
 8002e5e:	1a9b      	subs	r3, r3, r2
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e00f      	b.n	8002e8a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8002e6a:	88fb      	ldrh	r3, [r7, #6]
 8002e6c:	4a09      	ldr	r2, [pc, #36]	@ (8002e94 <RTC_IsLeapYear+0x60>)
 8002e6e:	fba2 1203 	umull	r1, r2, r2, r3
 8002e72:	09d2      	lsrs	r2, r2, #7
 8002e74:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002e78:	fb01 f202 	mul.w	r2, r1, r2
 8002e7c:	1a9b      	subs	r3, r3, r2
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8002e88:	2300      	movs	r3, #0
  }
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr
 8002e94:	51eb851f 	.word	0x51eb851f

08002e98 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	70fb      	strb	r3, [r7, #3]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60bb      	str	r3, [r7, #8]
 8002eac:	2300      	movs	r3, #0
 8002eae:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002eb6:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002eb8:	78fb      	ldrb	r3, [r7, #3]
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d82d      	bhi.n	8002f1a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8002ebe:	78fa      	ldrb	r2, [r7, #3]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	4413      	add	r3, r2
 8002ec6:	00db      	lsls	r3, r3, #3
 8002ec8:	1a9b      	subs	r3, r3, r2
 8002eca:	4a2c      	ldr	r2, [pc, #176]	@ (8002f7c <RTC_WeekDayNum+0xe4>)
 8002ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed0:	085a      	lsrs	r2, r3, #1
 8002ed2:	78bb      	ldrb	r3, [r7, #2]
 8002ed4:	441a      	add	r2, r3
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	441a      	add	r2, r3
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	3b01      	subs	r3, #1
 8002ede:	089b      	lsrs	r3, r3, #2
 8002ee0:	441a      	add	r2, r3
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	4926      	ldr	r1, [pc, #152]	@ (8002f80 <RTC_WeekDayNum+0xe8>)
 8002ee8:	fba1 1303 	umull	r1, r3, r1, r3
 8002eec:	095b      	lsrs	r3, r3, #5
 8002eee:	1ad2      	subs	r2, r2, r3
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	4922      	ldr	r1, [pc, #136]	@ (8002f80 <RTC_WeekDayNum+0xe8>)
 8002ef6:	fba1 1303 	umull	r1, r3, r1, r3
 8002efa:	09db      	lsrs	r3, r3, #7
 8002efc:	4413      	add	r3, r2
 8002efe:	1d1a      	adds	r2, r3, #4
 8002f00:	4b20      	ldr	r3, [pc, #128]	@ (8002f84 <RTC_WeekDayNum+0xec>)
 8002f02:	fba3 1302 	umull	r1, r3, r3, r2
 8002f06:	1ad1      	subs	r1, r2, r3
 8002f08:	0849      	lsrs	r1, r1, #1
 8002f0a:	440b      	add	r3, r1
 8002f0c:	0899      	lsrs	r1, r3, #2
 8002f0e:	460b      	mov	r3, r1
 8002f10:	00db      	lsls	r3, r3, #3
 8002f12:	1a5b      	subs	r3, r3, r1
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	60fb      	str	r3, [r7, #12]
 8002f18:	e029      	b.n	8002f6e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8002f1a:	78fa      	ldrb	r2, [r7, #3]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4413      	add	r3, r2
 8002f22:	00db      	lsls	r3, r3, #3
 8002f24:	1a9b      	subs	r3, r3, r2
 8002f26:	4a15      	ldr	r2, [pc, #84]	@ (8002f7c <RTC_WeekDayNum+0xe4>)
 8002f28:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2c:	085a      	lsrs	r2, r3, #1
 8002f2e:	78bb      	ldrb	r3, [r7, #2]
 8002f30:	441a      	add	r2, r3
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	441a      	add	r2, r3
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	089b      	lsrs	r3, r3, #2
 8002f3a:	441a      	add	r2, r3
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	4910      	ldr	r1, [pc, #64]	@ (8002f80 <RTC_WeekDayNum+0xe8>)
 8002f40:	fba1 1303 	umull	r1, r3, r1, r3
 8002f44:	095b      	lsrs	r3, r3, #5
 8002f46:	1ad2      	subs	r2, r2, r3
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	490d      	ldr	r1, [pc, #52]	@ (8002f80 <RTC_WeekDayNum+0xe8>)
 8002f4c:	fba1 1303 	umull	r1, r3, r1, r3
 8002f50:	09db      	lsrs	r3, r3, #7
 8002f52:	4413      	add	r3, r2
 8002f54:	1c9a      	adds	r2, r3, #2
 8002f56:	4b0b      	ldr	r3, [pc, #44]	@ (8002f84 <RTC_WeekDayNum+0xec>)
 8002f58:	fba3 1302 	umull	r1, r3, r3, r2
 8002f5c:	1ad1      	subs	r1, r2, r3
 8002f5e:	0849      	lsrs	r1, r1, #1
 8002f60:	440b      	add	r3, r1
 8002f62:	0899      	lsrs	r1, r3, #2
 8002f64:	460b      	mov	r3, r1
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	1a5b      	subs	r3, r3, r1
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	b2db      	uxtb	r3, r3
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3714      	adds	r7, #20
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr
 8002f7c:	38e38e39 	.word	0x38e38e39
 8002f80:	51eb851f 	.word	0x51eb851f
 8002f84:	24924925 	.word	0x24924925

08002f88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e042      	b.n	8003020 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d106      	bne.n	8002fb4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7fd fca6 	bl	8000900 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2224      	movs	r2, #36	@ 0x24
 8002fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	68da      	ldr	r2, [r3, #12]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002fca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 f82b 	bl	8003028 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	691a      	ldr	r2, [r3, #16]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002fe0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	695a      	ldr	r2, [r3, #20]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ff0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	68da      	ldr	r2, [r3, #12]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003000:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2220      	movs	r2, #32
 800300c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2220      	movs	r2, #32
 8003014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	3708      	adds	r7, #8
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	68da      	ldr	r2, [r3, #12]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689a      	ldr	r2, [r3, #8]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	431a      	orrs	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	4313      	orrs	r3, r2
 8003056:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003062:	f023 030c 	bic.w	r3, r3, #12
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	6812      	ldr	r2, [r2, #0]
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	430b      	orrs	r3, r1
 800306e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	699a      	ldr	r2, [r3, #24]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a2c      	ldr	r2, [pc, #176]	@ (800313c <UART_SetConfig+0x114>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d103      	bne.n	8003098 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003090:	f7ff f834 	bl	80020fc <HAL_RCC_GetPCLK2Freq>
 8003094:	60f8      	str	r0, [r7, #12]
 8003096:	e002      	b.n	800309e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003098:	f7ff f81c 	bl	80020d4 <HAL_RCC_GetPCLK1Freq>
 800309c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	4613      	mov	r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	4413      	add	r3, r2
 80030a6:	009a      	lsls	r2, r3, #2
 80030a8:	441a      	add	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b4:	4a22      	ldr	r2, [pc, #136]	@ (8003140 <UART_SetConfig+0x118>)
 80030b6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ba:	095b      	lsrs	r3, r3, #5
 80030bc:	0119      	lsls	r1, r3, #4
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	4613      	mov	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4413      	add	r3, r2
 80030c6:	009a      	lsls	r2, r3, #2
 80030c8:	441a      	add	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80030d4:	4b1a      	ldr	r3, [pc, #104]	@ (8003140 <UART_SetConfig+0x118>)
 80030d6:	fba3 0302 	umull	r0, r3, r3, r2
 80030da:	095b      	lsrs	r3, r3, #5
 80030dc:	2064      	movs	r0, #100	@ 0x64
 80030de:	fb00 f303 	mul.w	r3, r0, r3
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	3332      	adds	r3, #50	@ 0x32
 80030e8:	4a15      	ldr	r2, [pc, #84]	@ (8003140 <UART_SetConfig+0x118>)
 80030ea:	fba2 2303 	umull	r2, r3, r2, r3
 80030ee:	095b      	lsrs	r3, r3, #5
 80030f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030f4:	4419      	add	r1, r3
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	4613      	mov	r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	4413      	add	r3, r2
 80030fe:	009a      	lsls	r2, r3, #2
 8003100:	441a      	add	r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	fbb2 f2f3 	udiv	r2, r2, r3
 800310c:	4b0c      	ldr	r3, [pc, #48]	@ (8003140 <UART_SetConfig+0x118>)
 800310e:	fba3 0302 	umull	r0, r3, r3, r2
 8003112:	095b      	lsrs	r3, r3, #5
 8003114:	2064      	movs	r0, #100	@ 0x64
 8003116:	fb00 f303 	mul.w	r3, r0, r3
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	011b      	lsls	r3, r3, #4
 800311e:	3332      	adds	r3, #50	@ 0x32
 8003120:	4a07      	ldr	r2, [pc, #28]	@ (8003140 <UART_SetConfig+0x118>)
 8003122:	fba2 2303 	umull	r2, r3, r2, r3
 8003126:	095b      	lsrs	r3, r3, #5
 8003128:	f003 020f 	and.w	r2, r3, #15
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	440a      	add	r2, r1
 8003132:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003134:	bf00      	nop
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40013800 	.word	0x40013800
 8003140:	51eb851f 	.word	0x51eb851f

08003144 <siprintf>:
 8003144:	b40e      	push	{r1, r2, r3}
 8003146:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800314a:	b510      	push	{r4, lr}
 800314c:	2400      	movs	r4, #0
 800314e:	b09d      	sub	sp, #116	@ 0x74
 8003150:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003152:	9002      	str	r0, [sp, #8]
 8003154:	9006      	str	r0, [sp, #24]
 8003156:	9107      	str	r1, [sp, #28]
 8003158:	9104      	str	r1, [sp, #16]
 800315a:	4809      	ldr	r0, [pc, #36]	@ (8003180 <siprintf+0x3c>)
 800315c:	4909      	ldr	r1, [pc, #36]	@ (8003184 <siprintf+0x40>)
 800315e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003162:	9105      	str	r1, [sp, #20]
 8003164:	6800      	ldr	r0, [r0, #0]
 8003166:	a902      	add	r1, sp, #8
 8003168:	9301      	str	r3, [sp, #4]
 800316a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800316c:	f000 f992 	bl	8003494 <_svfiprintf_r>
 8003170:	9b02      	ldr	r3, [sp, #8]
 8003172:	701c      	strb	r4, [r3, #0]
 8003174:	b01d      	add	sp, #116	@ 0x74
 8003176:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800317a:	b003      	add	sp, #12
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	2000000c 	.word	0x2000000c
 8003184:	ffff0208 	.word	0xffff0208

08003188 <memset>:
 8003188:	4603      	mov	r3, r0
 800318a:	4402      	add	r2, r0
 800318c:	4293      	cmp	r3, r2
 800318e:	d100      	bne.n	8003192 <memset+0xa>
 8003190:	4770      	bx	lr
 8003192:	f803 1b01 	strb.w	r1, [r3], #1
 8003196:	e7f9      	b.n	800318c <memset+0x4>

08003198 <__errno>:
 8003198:	4b01      	ldr	r3, [pc, #4]	@ (80031a0 <__errno+0x8>)
 800319a:	6818      	ldr	r0, [r3, #0]
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	2000000c 	.word	0x2000000c

080031a4 <__libc_init_array>:
 80031a4:	b570      	push	{r4, r5, r6, lr}
 80031a6:	2600      	movs	r6, #0
 80031a8:	4d0c      	ldr	r5, [pc, #48]	@ (80031dc <__libc_init_array+0x38>)
 80031aa:	4c0d      	ldr	r4, [pc, #52]	@ (80031e0 <__libc_init_array+0x3c>)
 80031ac:	1b64      	subs	r4, r4, r5
 80031ae:	10a4      	asrs	r4, r4, #2
 80031b0:	42a6      	cmp	r6, r4
 80031b2:	d109      	bne.n	80031c8 <__libc_init_array+0x24>
 80031b4:	f000 fc76 	bl	8003aa4 <_init>
 80031b8:	2600      	movs	r6, #0
 80031ba:	4d0a      	ldr	r5, [pc, #40]	@ (80031e4 <__libc_init_array+0x40>)
 80031bc:	4c0a      	ldr	r4, [pc, #40]	@ (80031e8 <__libc_init_array+0x44>)
 80031be:	1b64      	subs	r4, r4, r5
 80031c0:	10a4      	asrs	r4, r4, #2
 80031c2:	42a6      	cmp	r6, r4
 80031c4:	d105      	bne.n	80031d2 <__libc_init_array+0x2e>
 80031c6:	bd70      	pop	{r4, r5, r6, pc}
 80031c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80031cc:	4798      	blx	r3
 80031ce:	3601      	adds	r6, #1
 80031d0:	e7ee      	b.n	80031b0 <__libc_init_array+0xc>
 80031d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80031d6:	4798      	blx	r3
 80031d8:	3601      	adds	r6, #1
 80031da:	e7f2      	b.n	80031c2 <__libc_init_array+0x1e>
 80031dc:	08003bc8 	.word	0x08003bc8
 80031e0:	08003bc8 	.word	0x08003bc8
 80031e4:	08003bc8 	.word	0x08003bc8
 80031e8:	08003bcc 	.word	0x08003bcc

080031ec <__retarget_lock_acquire_recursive>:
 80031ec:	4770      	bx	lr

080031ee <__retarget_lock_release_recursive>:
 80031ee:	4770      	bx	lr

080031f0 <_free_r>:
 80031f0:	b538      	push	{r3, r4, r5, lr}
 80031f2:	4605      	mov	r5, r0
 80031f4:	2900      	cmp	r1, #0
 80031f6:	d040      	beq.n	800327a <_free_r+0x8a>
 80031f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031fc:	1f0c      	subs	r4, r1, #4
 80031fe:	2b00      	cmp	r3, #0
 8003200:	bfb8      	it	lt
 8003202:	18e4      	addlt	r4, r4, r3
 8003204:	f000 f8de 	bl	80033c4 <__malloc_lock>
 8003208:	4a1c      	ldr	r2, [pc, #112]	@ (800327c <_free_r+0x8c>)
 800320a:	6813      	ldr	r3, [r2, #0]
 800320c:	b933      	cbnz	r3, 800321c <_free_r+0x2c>
 800320e:	6063      	str	r3, [r4, #4]
 8003210:	6014      	str	r4, [r2, #0]
 8003212:	4628      	mov	r0, r5
 8003214:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003218:	f000 b8da 	b.w	80033d0 <__malloc_unlock>
 800321c:	42a3      	cmp	r3, r4
 800321e:	d908      	bls.n	8003232 <_free_r+0x42>
 8003220:	6820      	ldr	r0, [r4, #0]
 8003222:	1821      	adds	r1, r4, r0
 8003224:	428b      	cmp	r3, r1
 8003226:	bf01      	itttt	eq
 8003228:	6819      	ldreq	r1, [r3, #0]
 800322a:	685b      	ldreq	r3, [r3, #4]
 800322c:	1809      	addeq	r1, r1, r0
 800322e:	6021      	streq	r1, [r4, #0]
 8003230:	e7ed      	b.n	800320e <_free_r+0x1e>
 8003232:	461a      	mov	r2, r3
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	b10b      	cbz	r3, 800323c <_free_r+0x4c>
 8003238:	42a3      	cmp	r3, r4
 800323a:	d9fa      	bls.n	8003232 <_free_r+0x42>
 800323c:	6811      	ldr	r1, [r2, #0]
 800323e:	1850      	adds	r0, r2, r1
 8003240:	42a0      	cmp	r0, r4
 8003242:	d10b      	bne.n	800325c <_free_r+0x6c>
 8003244:	6820      	ldr	r0, [r4, #0]
 8003246:	4401      	add	r1, r0
 8003248:	1850      	adds	r0, r2, r1
 800324a:	4283      	cmp	r3, r0
 800324c:	6011      	str	r1, [r2, #0]
 800324e:	d1e0      	bne.n	8003212 <_free_r+0x22>
 8003250:	6818      	ldr	r0, [r3, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	4408      	add	r0, r1
 8003256:	6010      	str	r0, [r2, #0]
 8003258:	6053      	str	r3, [r2, #4]
 800325a:	e7da      	b.n	8003212 <_free_r+0x22>
 800325c:	d902      	bls.n	8003264 <_free_r+0x74>
 800325e:	230c      	movs	r3, #12
 8003260:	602b      	str	r3, [r5, #0]
 8003262:	e7d6      	b.n	8003212 <_free_r+0x22>
 8003264:	6820      	ldr	r0, [r4, #0]
 8003266:	1821      	adds	r1, r4, r0
 8003268:	428b      	cmp	r3, r1
 800326a:	bf01      	itttt	eq
 800326c:	6819      	ldreq	r1, [r3, #0]
 800326e:	685b      	ldreq	r3, [r3, #4]
 8003270:	1809      	addeq	r1, r1, r0
 8003272:	6021      	streq	r1, [r4, #0]
 8003274:	6063      	str	r3, [r4, #4]
 8003276:	6054      	str	r4, [r2, #4]
 8003278:	e7cb      	b.n	8003212 <_free_r+0x22>
 800327a:	bd38      	pop	{r3, r4, r5, pc}
 800327c:	20000290 	.word	0x20000290

08003280 <sbrk_aligned>:
 8003280:	b570      	push	{r4, r5, r6, lr}
 8003282:	4e0f      	ldr	r6, [pc, #60]	@ (80032c0 <sbrk_aligned+0x40>)
 8003284:	460c      	mov	r4, r1
 8003286:	6831      	ldr	r1, [r6, #0]
 8003288:	4605      	mov	r5, r0
 800328a:	b911      	cbnz	r1, 8003292 <sbrk_aligned+0x12>
 800328c:	f000 fba8 	bl	80039e0 <_sbrk_r>
 8003290:	6030      	str	r0, [r6, #0]
 8003292:	4621      	mov	r1, r4
 8003294:	4628      	mov	r0, r5
 8003296:	f000 fba3 	bl	80039e0 <_sbrk_r>
 800329a:	1c43      	adds	r3, r0, #1
 800329c:	d103      	bne.n	80032a6 <sbrk_aligned+0x26>
 800329e:	f04f 34ff 	mov.w	r4, #4294967295
 80032a2:	4620      	mov	r0, r4
 80032a4:	bd70      	pop	{r4, r5, r6, pc}
 80032a6:	1cc4      	adds	r4, r0, #3
 80032a8:	f024 0403 	bic.w	r4, r4, #3
 80032ac:	42a0      	cmp	r0, r4
 80032ae:	d0f8      	beq.n	80032a2 <sbrk_aligned+0x22>
 80032b0:	1a21      	subs	r1, r4, r0
 80032b2:	4628      	mov	r0, r5
 80032b4:	f000 fb94 	bl	80039e0 <_sbrk_r>
 80032b8:	3001      	adds	r0, #1
 80032ba:	d1f2      	bne.n	80032a2 <sbrk_aligned+0x22>
 80032bc:	e7ef      	b.n	800329e <sbrk_aligned+0x1e>
 80032be:	bf00      	nop
 80032c0:	2000028c 	.word	0x2000028c

080032c4 <_malloc_r>:
 80032c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032c8:	1ccd      	adds	r5, r1, #3
 80032ca:	f025 0503 	bic.w	r5, r5, #3
 80032ce:	3508      	adds	r5, #8
 80032d0:	2d0c      	cmp	r5, #12
 80032d2:	bf38      	it	cc
 80032d4:	250c      	movcc	r5, #12
 80032d6:	2d00      	cmp	r5, #0
 80032d8:	4606      	mov	r6, r0
 80032da:	db01      	blt.n	80032e0 <_malloc_r+0x1c>
 80032dc:	42a9      	cmp	r1, r5
 80032de:	d904      	bls.n	80032ea <_malloc_r+0x26>
 80032e0:	230c      	movs	r3, #12
 80032e2:	6033      	str	r3, [r6, #0]
 80032e4:	2000      	movs	r0, #0
 80032e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80033c0 <_malloc_r+0xfc>
 80032ee:	f000 f869 	bl	80033c4 <__malloc_lock>
 80032f2:	f8d8 3000 	ldr.w	r3, [r8]
 80032f6:	461c      	mov	r4, r3
 80032f8:	bb44      	cbnz	r4, 800334c <_malloc_r+0x88>
 80032fa:	4629      	mov	r1, r5
 80032fc:	4630      	mov	r0, r6
 80032fe:	f7ff ffbf 	bl	8003280 <sbrk_aligned>
 8003302:	1c43      	adds	r3, r0, #1
 8003304:	4604      	mov	r4, r0
 8003306:	d158      	bne.n	80033ba <_malloc_r+0xf6>
 8003308:	f8d8 4000 	ldr.w	r4, [r8]
 800330c:	4627      	mov	r7, r4
 800330e:	2f00      	cmp	r7, #0
 8003310:	d143      	bne.n	800339a <_malloc_r+0xd6>
 8003312:	2c00      	cmp	r4, #0
 8003314:	d04b      	beq.n	80033ae <_malloc_r+0xea>
 8003316:	6823      	ldr	r3, [r4, #0]
 8003318:	4639      	mov	r1, r7
 800331a:	4630      	mov	r0, r6
 800331c:	eb04 0903 	add.w	r9, r4, r3
 8003320:	f000 fb5e 	bl	80039e0 <_sbrk_r>
 8003324:	4581      	cmp	r9, r0
 8003326:	d142      	bne.n	80033ae <_malloc_r+0xea>
 8003328:	6821      	ldr	r1, [r4, #0]
 800332a:	4630      	mov	r0, r6
 800332c:	1a6d      	subs	r5, r5, r1
 800332e:	4629      	mov	r1, r5
 8003330:	f7ff ffa6 	bl	8003280 <sbrk_aligned>
 8003334:	3001      	adds	r0, #1
 8003336:	d03a      	beq.n	80033ae <_malloc_r+0xea>
 8003338:	6823      	ldr	r3, [r4, #0]
 800333a:	442b      	add	r3, r5
 800333c:	6023      	str	r3, [r4, #0]
 800333e:	f8d8 3000 	ldr.w	r3, [r8]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	bb62      	cbnz	r2, 80033a0 <_malloc_r+0xdc>
 8003346:	f8c8 7000 	str.w	r7, [r8]
 800334a:	e00f      	b.n	800336c <_malloc_r+0xa8>
 800334c:	6822      	ldr	r2, [r4, #0]
 800334e:	1b52      	subs	r2, r2, r5
 8003350:	d420      	bmi.n	8003394 <_malloc_r+0xd0>
 8003352:	2a0b      	cmp	r2, #11
 8003354:	d917      	bls.n	8003386 <_malloc_r+0xc2>
 8003356:	1961      	adds	r1, r4, r5
 8003358:	42a3      	cmp	r3, r4
 800335a:	6025      	str	r5, [r4, #0]
 800335c:	bf18      	it	ne
 800335e:	6059      	strne	r1, [r3, #4]
 8003360:	6863      	ldr	r3, [r4, #4]
 8003362:	bf08      	it	eq
 8003364:	f8c8 1000 	streq.w	r1, [r8]
 8003368:	5162      	str	r2, [r4, r5]
 800336a:	604b      	str	r3, [r1, #4]
 800336c:	4630      	mov	r0, r6
 800336e:	f000 f82f 	bl	80033d0 <__malloc_unlock>
 8003372:	f104 000b 	add.w	r0, r4, #11
 8003376:	1d23      	adds	r3, r4, #4
 8003378:	f020 0007 	bic.w	r0, r0, #7
 800337c:	1ac2      	subs	r2, r0, r3
 800337e:	bf1c      	itt	ne
 8003380:	1a1b      	subne	r3, r3, r0
 8003382:	50a3      	strne	r3, [r4, r2]
 8003384:	e7af      	b.n	80032e6 <_malloc_r+0x22>
 8003386:	6862      	ldr	r2, [r4, #4]
 8003388:	42a3      	cmp	r3, r4
 800338a:	bf0c      	ite	eq
 800338c:	f8c8 2000 	streq.w	r2, [r8]
 8003390:	605a      	strne	r2, [r3, #4]
 8003392:	e7eb      	b.n	800336c <_malloc_r+0xa8>
 8003394:	4623      	mov	r3, r4
 8003396:	6864      	ldr	r4, [r4, #4]
 8003398:	e7ae      	b.n	80032f8 <_malloc_r+0x34>
 800339a:	463c      	mov	r4, r7
 800339c:	687f      	ldr	r7, [r7, #4]
 800339e:	e7b6      	b.n	800330e <_malloc_r+0x4a>
 80033a0:	461a      	mov	r2, r3
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	42a3      	cmp	r3, r4
 80033a6:	d1fb      	bne.n	80033a0 <_malloc_r+0xdc>
 80033a8:	2300      	movs	r3, #0
 80033aa:	6053      	str	r3, [r2, #4]
 80033ac:	e7de      	b.n	800336c <_malloc_r+0xa8>
 80033ae:	230c      	movs	r3, #12
 80033b0:	4630      	mov	r0, r6
 80033b2:	6033      	str	r3, [r6, #0]
 80033b4:	f000 f80c 	bl	80033d0 <__malloc_unlock>
 80033b8:	e794      	b.n	80032e4 <_malloc_r+0x20>
 80033ba:	6005      	str	r5, [r0, #0]
 80033bc:	e7d6      	b.n	800336c <_malloc_r+0xa8>
 80033be:	bf00      	nop
 80033c0:	20000290 	.word	0x20000290

080033c4 <__malloc_lock>:
 80033c4:	4801      	ldr	r0, [pc, #4]	@ (80033cc <__malloc_lock+0x8>)
 80033c6:	f7ff bf11 	b.w	80031ec <__retarget_lock_acquire_recursive>
 80033ca:	bf00      	nop
 80033cc:	20000288 	.word	0x20000288

080033d0 <__malloc_unlock>:
 80033d0:	4801      	ldr	r0, [pc, #4]	@ (80033d8 <__malloc_unlock+0x8>)
 80033d2:	f7ff bf0c 	b.w	80031ee <__retarget_lock_release_recursive>
 80033d6:	bf00      	nop
 80033d8:	20000288 	.word	0x20000288

080033dc <__ssputs_r>:
 80033dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033e0:	461f      	mov	r7, r3
 80033e2:	688e      	ldr	r6, [r1, #8]
 80033e4:	4682      	mov	sl, r0
 80033e6:	42be      	cmp	r6, r7
 80033e8:	460c      	mov	r4, r1
 80033ea:	4690      	mov	r8, r2
 80033ec:	680b      	ldr	r3, [r1, #0]
 80033ee:	d82d      	bhi.n	800344c <__ssputs_r+0x70>
 80033f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80033f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80033f8:	d026      	beq.n	8003448 <__ssputs_r+0x6c>
 80033fa:	6965      	ldr	r5, [r4, #20]
 80033fc:	6909      	ldr	r1, [r1, #16]
 80033fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003402:	eba3 0901 	sub.w	r9, r3, r1
 8003406:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800340a:	1c7b      	adds	r3, r7, #1
 800340c:	444b      	add	r3, r9
 800340e:	106d      	asrs	r5, r5, #1
 8003410:	429d      	cmp	r5, r3
 8003412:	bf38      	it	cc
 8003414:	461d      	movcc	r5, r3
 8003416:	0553      	lsls	r3, r2, #21
 8003418:	d527      	bpl.n	800346a <__ssputs_r+0x8e>
 800341a:	4629      	mov	r1, r5
 800341c:	f7ff ff52 	bl	80032c4 <_malloc_r>
 8003420:	4606      	mov	r6, r0
 8003422:	b360      	cbz	r0, 800347e <__ssputs_r+0xa2>
 8003424:	464a      	mov	r2, r9
 8003426:	6921      	ldr	r1, [r4, #16]
 8003428:	f000 faf8 	bl	8003a1c <memcpy>
 800342c:	89a3      	ldrh	r3, [r4, #12]
 800342e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003432:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003436:	81a3      	strh	r3, [r4, #12]
 8003438:	6126      	str	r6, [r4, #16]
 800343a:	444e      	add	r6, r9
 800343c:	6026      	str	r6, [r4, #0]
 800343e:	463e      	mov	r6, r7
 8003440:	6165      	str	r5, [r4, #20]
 8003442:	eba5 0509 	sub.w	r5, r5, r9
 8003446:	60a5      	str	r5, [r4, #8]
 8003448:	42be      	cmp	r6, r7
 800344a:	d900      	bls.n	800344e <__ssputs_r+0x72>
 800344c:	463e      	mov	r6, r7
 800344e:	4632      	mov	r2, r6
 8003450:	4641      	mov	r1, r8
 8003452:	6820      	ldr	r0, [r4, #0]
 8003454:	f000 faaa 	bl	80039ac <memmove>
 8003458:	2000      	movs	r0, #0
 800345a:	68a3      	ldr	r3, [r4, #8]
 800345c:	1b9b      	subs	r3, r3, r6
 800345e:	60a3      	str	r3, [r4, #8]
 8003460:	6823      	ldr	r3, [r4, #0]
 8003462:	4433      	add	r3, r6
 8003464:	6023      	str	r3, [r4, #0]
 8003466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800346a:	462a      	mov	r2, r5
 800346c:	f000 fae4 	bl	8003a38 <_realloc_r>
 8003470:	4606      	mov	r6, r0
 8003472:	2800      	cmp	r0, #0
 8003474:	d1e0      	bne.n	8003438 <__ssputs_r+0x5c>
 8003476:	4650      	mov	r0, sl
 8003478:	6921      	ldr	r1, [r4, #16]
 800347a:	f7ff feb9 	bl	80031f0 <_free_r>
 800347e:	230c      	movs	r3, #12
 8003480:	f8ca 3000 	str.w	r3, [sl]
 8003484:	89a3      	ldrh	r3, [r4, #12]
 8003486:	f04f 30ff 	mov.w	r0, #4294967295
 800348a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800348e:	81a3      	strh	r3, [r4, #12]
 8003490:	e7e9      	b.n	8003466 <__ssputs_r+0x8a>
	...

08003494 <_svfiprintf_r>:
 8003494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003498:	4698      	mov	r8, r3
 800349a:	898b      	ldrh	r3, [r1, #12]
 800349c:	4607      	mov	r7, r0
 800349e:	061b      	lsls	r3, r3, #24
 80034a0:	460d      	mov	r5, r1
 80034a2:	4614      	mov	r4, r2
 80034a4:	b09d      	sub	sp, #116	@ 0x74
 80034a6:	d510      	bpl.n	80034ca <_svfiprintf_r+0x36>
 80034a8:	690b      	ldr	r3, [r1, #16]
 80034aa:	b973      	cbnz	r3, 80034ca <_svfiprintf_r+0x36>
 80034ac:	2140      	movs	r1, #64	@ 0x40
 80034ae:	f7ff ff09 	bl	80032c4 <_malloc_r>
 80034b2:	6028      	str	r0, [r5, #0]
 80034b4:	6128      	str	r0, [r5, #16]
 80034b6:	b930      	cbnz	r0, 80034c6 <_svfiprintf_r+0x32>
 80034b8:	230c      	movs	r3, #12
 80034ba:	603b      	str	r3, [r7, #0]
 80034bc:	f04f 30ff 	mov.w	r0, #4294967295
 80034c0:	b01d      	add	sp, #116	@ 0x74
 80034c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034c6:	2340      	movs	r3, #64	@ 0x40
 80034c8:	616b      	str	r3, [r5, #20]
 80034ca:	2300      	movs	r3, #0
 80034cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80034ce:	2320      	movs	r3, #32
 80034d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80034d4:	2330      	movs	r3, #48	@ 0x30
 80034d6:	f04f 0901 	mov.w	r9, #1
 80034da:	f8cd 800c 	str.w	r8, [sp, #12]
 80034de:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003678 <_svfiprintf_r+0x1e4>
 80034e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80034e6:	4623      	mov	r3, r4
 80034e8:	469a      	mov	sl, r3
 80034ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80034ee:	b10a      	cbz	r2, 80034f4 <_svfiprintf_r+0x60>
 80034f0:	2a25      	cmp	r2, #37	@ 0x25
 80034f2:	d1f9      	bne.n	80034e8 <_svfiprintf_r+0x54>
 80034f4:	ebba 0b04 	subs.w	fp, sl, r4
 80034f8:	d00b      	beq.n	8003512 <_svfiprintf_r+0x7e>
 80034fa:	465b      	mov	r3, fp
 80034fc:	4622      	mov	r2, r4
 80034fe:	4629      	mov	r1, r5
 8003500:	4638      	mov	r0, r7
 8003502:	f7ff ff6b 	bl	80033dc <__ssputs_r>
 8003506:	3001      	adds	r0, #1
 8003508:	f000 80a7 	beq.w	800365a <_svfiprintf_r+0x1c6>
 800350c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800350e:	445a      	add	r2, fp
 8003510:	9209      	str	r2, [sp, #36]	@ 0x24
 8003512:	f89a 3000 	ldrb.w	r3, [sl]
 8003516:	2b00      	cmp	r3, #0
 8003518:	f000 809f 	beq.w	800365a <_svfiprintf_r+0x1c6>
 800351c:	2300      	movs	r3, #0
 800351e:	f04f 32ff 	mov.w	r2, #4294967295
 8003522:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003526:	f10a 0a01 	add.w	sl, sl, #1
 800352a:	9304      	str	r3, [sp, #16]
 800352c:	9307      	str	r3, [sp, #28]
 800352e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003532:	931a      	str	r3, [sp, #104]	@ 0x68
 8003534:	4654      	mov	r4, sl
 8003536:	2205      	movs	r2, #5
 8003538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800353c:	484e      	ldr	r0, [pc, #312]	@ (8003678 <_svfiprintf_r+0x1e4>)
 800353e:	f000 fa5f 	bl	8003a00 <memchr>
 8003542:	9a04      	ldr	r2, [sp, #16]
 8003544:	b9d8      	cbnz	r0, 800357e <_svfiprintf_r+0xea>
 8003546:	06d0      	lsls	r0, r2, #27
 8003548:	bf44      	itt	mi
 800354a:	2320      	movmi	r3, #32
 800354c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003550:	0711      	lsls	r1, r2, #28
 8003552:	bf44      	itt	mi
 8003554:	232b      	movmi	r3, #43	@ 0x2b
 8003556:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800355a:	f89a 3000 	ldrb.w	r3, [sl]
 800355e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003560:	d015      	beq.n	800358e <_svfiprintf_r+0xfa>
 8003562:	4654      	mov	r4, sl
 8003564:	2000      	movs	r0, #0
 8003566:	f04f 0c0a 	mov.w	ip, #10
 800356a:	9a07      	ldr	r2, [sp, #28]
 800356c:	4621      	mov	r1, r4
 800356e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003572:	3b30      	subs	r3, #48	@ 0x30
 8003574:	2b09      	cmp	r3, #9
 8003576:	d94b      	bls.n	8003610 <_svfiprintf_r+0x17c>
 8003578:	b1b0      	cbz	r0, 80035a8 <_svfiprintf_r+0x114>
 800357a:	9207      	str	r2, [sp, #28]
 800357c:	e014      	b.n	80035a8 <_svfiprintf_r+0x114>
 800357e:	eba0 0308 	sub.w	r3, r0, r8
 8003582:	fa09 f303 	lsl.w	r3, r9, r3
 8003586:	4313      	orrs	r3, r2
 8003588:	46a2      	mov	sl, r4
 800358a:	9304      	str	r3, [sp, #16]
 800358c:	e7d2      	b.n	8003534 <_svfiprintf_r+0xa0>
 800358e:	9b03      	ldr	r3, [sp, #12]
 8003590:	1d19      	adds	r1, r3, #4
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	9103      	str	r1, [sp, #12]
 8003596:	2b00      	cmp	r3, #0
 8003598:	bfbb      	ittet	lt
 800359a:	425b      	neglt	r3, r3
 800359c:	f042 0202 	orrlt.w	r2, r2, #2
 80035a0:	9307      	strge	r3, [sp, #28]
 80035a2:	9307      	strlt	r3, [sp, #28]
 80035a4:	bfb8      	it	lt
 80035a6:	9204      	strlt	r2, [sp, #16]
 80035a8:	7823      	ldrb	r3, [r4, #0]
 80035aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80035ac:	d10a      	bne.n	80035c4 <_svfiprintf_r+0x130>
 80035ae:	7863      	ldrb	r3, [r4, #1]
 80035b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80035b2:	d132      	bne.n	800361a <_svfiprintf_r+0x186>
 80035b4:	9b03      	ldr	r3, [sp, #12]
 80035b6:	3402      	adds	r4, #2
 80035b8:	1d1a      	adds	r2, r3, #4
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	9203      	str	r2, [sp, #12]
 80035be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80035c2:	9305      	str	r3, [sp, #20]
 80035c4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800367c <_svfiprintf_r+0x1e8>
 80035c8:	2203      	movs	r2, #3
 80035ca:	4650      	mov	r0, sl
 80035cc:	7821      	ldrb	r1, [r4, #0]
 80035ce:	f000 fa17 	bl	8003a00 <memchr>
 80035d2:	b138      	cbz	r0, 80035e4 <_svfiprintf_r+0x150>
 80035d4:	2240      	movs	r2, #64	@ 0x40
 80035d6:	9b04      	ldr	r3, [sp, #16]
 80035d8:	eba0 000a 	sub.w	r0, r0, sl
 80035dc:	4082      	lsls	r2, r0
 80035de:	4313      	orrs	r3, r2
 80035e0:	3401      	adds	r4, #1
 80035e2:	9304      	str	r3, [sp, #16]
 80035e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035e8:	2206      	movs	r2, #6
 80035ea:	4825      	ldr	r0, [pc, #148]	@ (8003680 <_svfiprintf_r+0x1ec>)
 80035ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80035f0:	f000 fa06 	bl	8003a00 <memchr>
 80035f4:	2800      	cmp	r0, #0
 80035f6:	d036      	beq.n	8003666 <_svfiprintf_r+0x1d2>
 80035f8:	4b22      	ldr	r3, [pc, #136]	@ (8003684 <_svfiprintf_r+0x1f0>)
 80035fa:	bb1b      	cbnz	r3, 8003644 <_svfiprintf_r+0x1b0>
 80035fc:	9b03      	ldr	r3, [sp, #12]
 80035fe:	3307      	adds	r3, #7
 8003600:	f023 0307 	bic.w	r3, r3, #7
 8003604:	3308      	adds	r3, #8
 8003606:	9303      	str	r3, [sp, #12]
 8003608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800360a:	4433      	add	r3, r6
 800360c:	9309      	str	r3, [sp, #36]	@ 0x24
 800360e:	e76a      	b.n	80034e6 <_svfiprintf_r+0x52>
 8003610:	460c      	mov	r4, r1
 8003612:	2001      	movs	r0, #1
 8003614:	fb0c 3202 	mla	r2, ip, r2, r3
 8003618:	e7a8      	b.n	800356c <_svfiprintf_r+0xd8>
 800361a:	2300      	movs	r3, #0
 800361c:	f04f 0c0a 	mov.w	ip, #10
 8003620:	4619      	mov	r1, r3
 8003622:	3401      	adds	r4, #1
 8003624:	9305      	str	r3, [sp, #20]
 8003626:	4620      	mov	r0, r4
 8003628:	f810 2b01 	ldrb.w	r2, [r0], #1
 800362c:	3a30      	subs	r2, #48	@ 0x30
 800362e:	2a09      	cmp	r2, #9
 8003630:	d903      	bls.n	800363a <_svfiprintf_r+0x1a6>
 8003632:	2b00      	cmp	r3, #0
 8003634:	d0c6      	beq.n	80035c4 <_svfiprintf_r+0x130>
 8003636:	9105      	str	r1, [sp, #20]
 8003638:	e7c4      	b.n	80035c4 <_svfiprintf_r+0x130>
 800363a:	4604      	mov	r4, r0
 800363c:	2301      	movs	r3, #1
 800363e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003642:	e7f0      	b.n	8003626 <_svfiprintf_r+0x192>
 8003644:	ab03      	add	r3, sp, #12
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	462a      	mov	r2, r5
 800364a:	4638      	mov	r0, r7
 800364c:	4b0e      	ldr	r3, [pc, #56]	@ (8003688 <_svfiprintf_r+0x1f4>)
 800364e:	a904      	add	r1, sp, #16
 8003650:	f3af 8000 	nop.w
 8003654:	1c42      	adds	r2, r0, #1
 8003656:	4606      	mov	r6, r0
 8003658:	d1d6      	bne.n	8003608 <_svfiprintf_r+0x174>
 800365a:	89ab      	ldrh	r3, [r5, #12]
 800365c:	065b      	lsls	r3, r3, #25
 800365e:	f53f af2d 	bmi.w	80034bc <_svfiprintf_r+0x28>
 8003662:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003664:	e72c      	b.n	80034c0 <_svfiprintf_r+0x2c>
 8003666:	ab03      	add	r3, sp, #12
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	462a      	mov	r2, r5
 800366c:	4638      	mov	r0, r7
 800366e:	4b06      	ldr	r3, [pc, #24]	@ (8003688 <_svfiprintf_r+0x1f4>)
 8003670:	a904      	add	r1, sp, #16
 8003672:	f000 f87d 	bl	8003770 <_printf_i>
 8003676:	e7ed      	b.n	8003654 <_svfiprintf_r+0x1c0>
 8003678:	08003b92 	.word	0x08003b92
 800367c:	08003b98 	.word	0x08003b98
 8003680:	08003b9c 	.word	0x08003b9c
 8003684:	00000000 	.word	0x00000000
 8003688:	080033dd 	.word	0x080033dd

0800368c <_printf_common>:
 800368c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003690:	4616      	mov	r6, r2
 8003692:	4698      	mov	r8, r3
 8003694:	688a      	ldr	r2, [r1, #8]
 8003696:	690b      	ldr	r3, [r1, #16]
 8003698:	4607      	mov	r7, r0
 800369a:	4293      	cmp	r3, r2
 800369c:	bfb8      	it	lt
 800369e:	4613      	movlt	r3, r2
 80036a0:	6033      	str	r3, [r6, #0]
 80036a2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80036a6:	460c      	mov	r4, r1
 80036a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80036ac:	b10a      	cbz	r2, 80036b2 <_printf_common+0x26>
 80036ae:	3301      	adds	r3, #1
 80036b0:	6033      	str	r3, [r6, #0]
 80036b2:	6823      	ldr	r3, [r4, #0]
 80036b4:	0699      	lsls	r1, r3, #26
 80036b6:	bf42      	ittt	mi
 80036b8:	6833      	ldrmi	r3, [r6, #0]
 80036ba:	3302      	addmi	r3, #2
 80036bc:	6033      	strmi	r3, [r6, #0]
 80036be:	6825      	ldr	r5, [r4, #0]
 80036c0:	f015 0506 	ands.w	r5, r5, #6
 80036c4:	d106      	bne.n	80036d4 <_printf_common+0x48>
 80036c6:	f104 0a19 	add.w	sl, r4, #25
 80036ca:	68e3      	ldr	r3, [r4, #12]
 80036cc:	6832      	ldr	r2, [r6, #0]
 80036ce:	1a9b      	subs	r3, r3, r2
 80036d0:	42ab      	cmp	r3, r5
 80036d2:	dc2b      	bgt.n	800372c <_printf_common+0xa0>
 80036d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80036d8:	6822      	ldr	r2, [r4, #0]
 80036da:	3b00      	subs	r3, #0
 80036dc:	bf18      	it	ne
 80036de:	2301      	movne	r3, #1
 80036e0:	0692      	lsls	r2, r2, #26
 80036e2:	d430      	bmi.n	8003746 <_printf_common+0xba>
 80036e4:	4641      	mov	r1, r8
 80036e6:	4638      	mov	r0, r7
 80036e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80036ec:	47c8      	blx	r9
 80036ee:	3001      	adds	r0, #1
 80036f0:	d023      	beq.n	800373a <_printf_common+0xae>
 80036f2:	6823      	ldr	r3, [r4, #0]
 80036f4:	6922      	ldr	r2, [r4, #16]
 80036f6:	f003 0306 	and.w	r3, r3, #6
 80036fa:	2b04      	cmp	r3, #4
 80036fc:	bf14      	ite	ne
 80036fe:	2500      	movne	r5, #0
 8003700:	6833      	ldreq	r3, [r6, #0]
 8003702:	f04f 0600 	mov.w	r6, #0
 8003706:	bf08      	it	eq
 8003708:	68e5      	ldreq	r5, [r4, #12]
 800370a:	f104 041a 	add.w	r4, r4, #26
 800370e:	bf08      	it	eq
 8003710:	1aed      	subeq	r5, r5, r3
 8003712:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003716:	bf08      	it	eq
 8003718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800371c:	4293      	cmp	r3, r2
 800371e:	bfc4      	itt	gt
 8003720:	1a9b      	subgt	r3, r3, r2
 8003722:	18ed      	addgt	r5, r5, r3
 8003724:	42b5      	cmp	r5, r6
 8003726:	d11a      	bne.n	800375e <_printf_common+0xd2>
 8003728:	2000      	movs	r0, #0
 800372a:	e008      	b.n	800373e <_printf_common+0xb2>
 800372c:	2301      	movs	r3, #1
 800372e:	4652      	mov	r2, sl
 8003730:	4641      	mov	r1, r8
 8003732:	4638      	mov	r0, r7
 8003734:	47c8      	blx	r9
 8003736:	3001      	adds	r0, #1
 8003738:	d103      	bne.n	8003742 <_printf_common+0xb6>
 800373a:	f04f 30ff 	mov.w	r0, #4294967295
 800373e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003742:	3501      	adds	r5, #1
 8003744:	e7c1      	b.n	80036ca <_printf_common+0x3e>
 8003746:	2030      	movs	r0, #48	@ 0x30
 8003748:	18e1      	adds	r1, r4, r3
 800374a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800374e:	1c5a      	adds	r2, r3, #1
 8003750:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003754:	4422      	add	r2, r4
 8003756:	3302      	adds	r3, #2
 8003758:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800375c:	e7c2      	b.n	80036e4 <_printf_common+0x58>
 800375e:	2301      	movs	r3, #1
 8003760:	4622      	mov	r2, r4
 8003762:	4641      	mov	r1, r8
 8003764:	4638      	mov	r0, r7
 8003766:	47c8      	blx	r9
 8003768:	3001      	adds	r0, #1
 800376a:	d0e6      	beq.n	800373a <_printf_common+0xae>
 800376c:	3601      	adds	r6, #1
 800376e:	e7d9      	b.n	8003724 <_printf_common+0x98>

08003770 <_printf_i>:
 8003770:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003774:	7e0f      	ldrb	r7, [r1, #24]
 8003776:	4691      	mov	r9, r2
 8003778:	2f78      	cmp	r7, #120	@ 0x78
 800377a:	4680      	mov	r8, r0
 800377c:	460c      	mov	r4, r1
 800377e:	469a      	mov	sl, r3
 8003780:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003782:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003786:	d807      	bhi.n	8003798 <_printf_i+0x28>
 8003788:	2f62      	cmp	r7, #98	@ 0x62
 800378a:	d80a      	bhi.n	80037a2 <_printf_i+0x32>
 800378c:	2f00      	cmp	r7, #0
 800378e:	f000 80d1 	beq.w	8003934 <_printf_i+0x1c4>
 8003792:	2f58      	cmp	r7, #88	@ 0x58
 8003794:	f000 80b8 	beq.w	8003908 <_printf_i+0x198>
 8003798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800379c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80037a0:	e03a      	b.n	8003818 <_printf_i+0xa8>
 80037a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80037a6:	2b15      	cmp	r3, #21
 80037a8:	d8f6      	bhi.n	8003798 <_printf_i+0x28>
 80037aa:	a101      	add	r1, pc, #4	@ (adr r1, 80037b0 <_printf_i+0x40>)
 80037ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80037b0:	08003809 	.word	0x08003809
 80037b4:	0800381d 	.word	0x0800381d
 80037b8:	08003799 	.word	0x08003799
 80037bc:	08003799 	.word	0x08003799
 80037c0:	08003799 	.word	0x08003799
 80037c4:	08003799 	.word	0x08003799
 80037c8:	0800381d 	.word	0x0800381d
 80037cc:	08003799 	.word	0x08003799
 80037d0:	08003799 	.word	0x08003799
 80037d4:	08003799 	.word	0x08003799
 80037d8:	08003799 	.word	0x08003799
 80037dc:	0800391b 	.word	0x0800391b
 80037e0:	08003847 	.word	0x08003847
 80037e4:	080038d5 	.word	0x080038d5
 80037e8:	08003799 	.word	0x08003799
 80037ec:	08003799 	.word	0x08003799
 80037f0:	0800393d 	.word	0x0800393d
 80037f4:	08003799 	.word	0x08003799
 80037f8:	08003847 	.word	0x08003847
 80037fc:	08003799 	.word	0x08003799
 8003800:	08003799 	.word	0x08003799
 8003804:	080038dd 	.word	0x080038dd
 8003808:	6833      	ldr	r3, [r6, #0]
 800380a:	1d1a      	adds	r2, r3, #4
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6032      	str	r2, [r6, #0]
 8003810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003814:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003818:	2301      	movs	r3, #1
 800381a:	e09c      	b.n	8003956 <_printf_i+0x1e6>
 800381c:	6833      	ldr	r3, [r6, #0]
 800381e:	6820      	ldr	r0, [r4, #0]
 8003820:	1d19      	adds	r1, r3, #4
 8003822:	6031      	str	r1, [r6, #0]
 8003824:	0606      	lsls	r6, r0, #24
 8003826:	d501      	bpl.n	800382c <_printf_i+0xbc>
 8003828:	681d      	ldr	r5, [r3, #0]
 800382a:	e003      	b.n	8003834 <_printf_i+0xc4>
 800382c:	0645      	lsls	r5, r0, #25
 800382e:	d5fb      	bpl.n	8003828 <_printf_i+0xb8>
 8003830:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003834:	2d00      	cmp	r5, #0
 8003836:	da03      	bge.n	8003840 <_printf_i+0xd0>
 8003838:	232d      	movs	r3, #45	@ 0x2d
 800383a:	426d      	negs	r5, r5
 800383c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003840:	230a      	movs	r3, #10
 8003842:	4858      	ldr	r0, [pc, #352]	@ (80039a4 <_printf_i+0x234>)
 8003844:	e011      	b.n	800386a <_printf_i+0xfa>
 8003846:	6821      	ldr	r1, [r4, #0]
 8003848:	6833      	ldr	r3, [r6, #0]
 800384a:	0608      	lsls	r0, r1, #24
 800384c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003850:	d402      	bmi.n	8003858 <_printf_i+0xe8>
 8003852:	0649      	lsls	r1, r1, #25
 8003854:	bf48      	it	mi
 8003856:	b2ad      	uxthmi	r5, r5
 8003858:	2f6f      	cmp	r7, #111	@ 0x6f
 800385a:	6033      	str	r3, [r6, #0]
 800385c:	bf14      	ite	ne
 800385e:	230a      	movne	r3, #10
 8003860:	2308      	moveq	r3, #8
 8003862:	4850      	ldr	r0, [pc, #320]	@ (80039a4 <_printf_i+0x234>)
 8003864:	2100      	movs	r1, #0
 8003866:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800386a:	6866      	ldr	r6, [r4, #4]
 800386c:	2e00      	cmp	r6, #0
 800386e:	60a6      	str	r6, [r4, #8]
 8003870:	db05      	blt.n	800387e <_printf_i+0x10e>
 8003872:	6821      	ldr	r1, [r4, #0]
 8003874:	432e      	orrs	r6, r5
 8003876:	f021 0104 	bic.w	r1, r1, #4
 800387a:	6021      	str	r1, [r4, #0]
 800387c:	d04b      	beq.n	8003916 <_printf_i+0x1a6>
 800387e:	4616      	mov	r6, r2
 8003880:	fbb5 f1f3 	udiv	r1, r5, r3
 8003884:	fb03 5711 	mls	r7, r3, r1, r5
 8003888:	5dc7      	ldrb	r7, [r0, r7]
 800388a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800388e:	462f      	mov	r7, r5
 8003890:	42bb      	cmp	r3, r7
 8003892:	460d      	mov	r5, r1
 8003894:	d9f4      	bls.n	8003880 <_printf_i+0x110>
 8003896:	2b08      	cmp	r3, #8
 8003898:	d10b      	bne.n	80038b2 <_printf_i+0x142>
 800389a:	6823      	ldr	r3, [r4, #0]
 800389c:	07df      	lsls	r7, r3, #31
 800389e:	d508      	bpl.n	80038b2 <_printf_i+0x142>
 80038a0:	6923      	ldr	r3, [r4, #16]
 80038a2:	6861      	ldr	r1, [r4, #4]
 80038a4:	4299      	cmp	r1, r3
 80038a6:	bfde      	ittt	le
 80038a8:	2330      	movle	r3, #48	@ 0x30
 80038aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80038ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80038b2:	1b92      	subs	r2, r2, r6
 80038b4:	6122      	str	r2, [r4, #16]
 80038b6:	464b      	mov	r3, r9
 80038b8:	4621      	mov	r1, r4
 80038ba:	4640      	mov	r0, r8
 80038bc:	f8cd a000 	str.w	sl, [sp]
 80038c0:	aa03      	add	r2, sp, #12
 80038c2:	f7ff fee3 	bl	800368c <_printf_common>
 80038c6:	3001      	adds	r0, #1
 80038c8:	d14a      	bne.n	8003960 <_printf_i+0x1f0>
 80038ca:	f04f 30ff 	mov.w	r0, #4294967295
 80038ce:	b004      	add	sp, #16
 80038d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038d4:	6823      	ldr	r3, [r4, #0]
 80038d6:	f043 0320 	orr.w	r3, r3, #32
 80038da:	6023      	str	r3, [r4, #0]
 80038dc:	2778      	movs	r7, #120	@ 0x78
 80038de:	4832      	ldr	r0, [pc, #200]	@ (80039a8 <_printf_i+0x238>)
 80038e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	6831      	ldr	r1, [r6, #0]
 80038e8:	061f      	lsls	r7, r3, #24
 80038ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80038ee:	d402      	bmi.n	80038f6 <_printf_i+0x186>
 80038f0:	065f      	lsls	r7, r3, #25
 80038f2:	bf48      	it	mi
 80038f4:	b2ad      	uxthmi	r5, r5
 80038f6:	6031      	str	r1, [r6, #0]
 80038f8:	07d9      	lsls	r1, r3, #31
 80038fa:	bf44      	itt	mi
 80038fc:	f043 0320 	orrmi.w	r3, r3, #32
 8003900:	6023      	strmi	r3, [r4, #0]
 8003902:	b11d      	cbz	r5, 800390c <_printf_i+0x19c>
 8003904:	2310      	movs	r3, #16
 8003906:	e7ad      	b.n	8003864 <_printf_i+0xf4>
 8003908:	4826      	ldr	r0, [pc, #152]	@ (80039a4 <_printf_i+0x234>)
 800390a:	e7e9      	b.n	80038e0 <_printf_i+0x170>
 800390c:	6823      	ldr	r3, [r4, #0]
 800390e:	f023 0320 	bic.w	r3, r3, #32
 8003912:	6023      	str	r3, [r4, #0]
 8003914:	e7f6      	b.n	8003904 <_printf_i+0x194>
 8003916:	4616      	mov	r6, r2
 8003918:	e7bd      	b.n	8003896 <_printf_i+0x126>
 800391a:	6833      	ldr	r3, [r6, #0]
 800391c:	6825      	ldr	r5, [r4, #0]
 800391e:	1d18      	adds	r0, r3, #4
 8003920:	6961      	ldr	r1, [r4, #20]
 8003922:	6030      	str	r0, [r6, #0]
 8003924:	062e      	lsls	r6, r5, #24
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	d501      	bpl.n	800392e <_printf_i+0x1be>
 800392a:	6019      	str	r1, [r3, #0]
 800392c:	e002      	b.n	8003934 <_printf_i+0x1c4>
 800392e:	0668      	lsls	r0, r5, #25
 8003930:	d5fb      	bpl.n	800392a <_printf_i+0x1ba>
 8003932:	8019      	strh	r1, [r3, #0]
 8003934:	2300      	movs	r3, #0
 8003936:	4616      	mov	r6, r2
 8003938:	6123      	str	r3, [r4, #16]
 800393a:	e7bc      	b.n	80038b6 <_printf_i+0x146>
 800393c:	6833      	ldr	r3, [r6, #0]
 800393e:	2100      	movs	r1, #0
 8003940:	1d1a      	adds	r2, r3, #4
 8003942:	6032      	str	r2, [r6, #0]
 8003944:	681e      	ldr	r6, [r3, #0]
 8003946:	6862      	ldr	r2, [r4, #4]
 8003948:	4630      	mov	r0, r6
 800394a:	f000 f859 	bl	8003a00 <memchr>
 800394e:	b108      	cbz	r0, 8003954 <_printf_i+0x1e4>
 8003950:	1b80      	subs	r0, r0, r6
 8003952:	6060      	str	r0, [r4, #4]
 8003954:	6863      	ldr	r3, [r4, #4]
 8003956:	6123      	str	r3, [r4, #16]
 8003958:	2300      	movs	r3, #0
 800395a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800395e:	e7aa      	b.n	80038b6 <_printf_i+0x146>
 8003960:	4632      	mov	r2, r6
 8003962:	4649      	mov	r1, r9
 8003964:	4640      	mov	r0, r8
 8003966:	6923      	ldr	r3, [r4, #16]
 8003968:	47d0      	blx	sl
 800396a:	3001      	adds	r0, #1
 800396c:	d0ad      	beq.n	80038ca <_printf_i+0x15a>
 800396e:	6823      	ldr	r3, [r4, #0]
 8003970:	079b      	lsls	r3, r3, #30
 8003972:	d413      	bmi.n	800399c <_printf_i+0x22c>
 8003974:	68e0      	ldr	r0, [r4, #12]
 8003976:	9b03      	ldr	r3, [sp, #12]
 8003978:	4298      	cmp	r0, r3
 800397a:	bfb8      	it	lt
 800397c:	4618      	movlt	r0, r3
 800397e:	e7a6      	b.n	80038ce <_printf_i+0x15e>
 8003980:	2301      	movs	r3, #1
 8003982:	4632      	mov	r2, r6
 8003984:	4649      	mov	r1, r9
 8003986:	4640      	mov	r0, r8
 8003988:	47d0      	blx	sl
 800398a:	3001      	adds	r0, #1
 800398c:	d09d      	beq.n	80038ca <_printf_i+0x15a>
 800398e:	3501      	adds	r5, #1
 8003990:	68e3      	ldr	r3, [r4, #12]
 8003992:	9903      	ldr	r1, [sp, #12]
 8003994:	1a5b      	subs	r3, r3, r1
 8003996:	42ab      	cmp	r3, r5
 8003998:	dcf2      	bgt.n	8003980 <_printf_i+0x210>
 800399a:	e7eb      	b.n	8003974 <_printf_i+0x204>
 800399c:	2500      	movs	r5, #0
 800399e:	f104 0619 	add.w	r6, r4, #25
 80039a2:	e7f5      	b.n	8003990 <_printf_i+0x220>
 80039a4:	08003ba3 	.word	0x08003ba3
 80039a8:	08003bb4 	.word	0x08003bb4

080039ac <memmove>:
 80039ac:	4288      	cmp	r0, r1
 80039ae:	b510      	push	{r4, lr}
 80039b0:	eb01 0402 	add.w	r4, r1, r2
 80039b4:	d902      	bls.n	80039bc <memmove+0x10>
 80039b6:	4284      	cmp	r4, r0
 80039b8:	4623      	mov	r3, r4
 80039ba:	d807      	bhi.n	80039cc <memmove+0x20>
 80039bc:	1e43      	subs	r3, r0, #1
 80039be:	42a1      	cmp	r1, r4
 80039c0:	d008      	beq.n	80039d4 <memmove+0x28>
 80039c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80039c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80039ca:	e7f8      	b.n	80039be <memmove+0x12>
 80039cc:	4601      	mov	r1, r0
 80039ce:	4402      	add	r2, r0
 80039d0:	428a      	cmp	r2, r1
 80039d2:	d100      	bne.n	80039d6 <memmove+0x2a>
 80039d4:	bd10      	pop	{r4, pc}
 80039d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80039da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80039de:	e7f7      	b.n	80039d0 <memmove+0x24>

080039e0 <_sbrk_r>:
 80039e0:	b538      	push	{r3, r4, r5, lr}
 80039e2:	2300      	movs	r3, #0
 80039e4:	4d05      	ldr	r5, [pc, #20]	@ (80039fc <_sbrk_r+0x1c>)
 80039e6:	4604      	mov	r4, r0
 80039e8:	4608      	mov	r0, r1
 80039ea:	602b      	str	r3, [r5, #0]
 80039ec:	f7fc ff22 	bl	8000834 <_sbrk>
 80039f0:	1c43      	adds	r3, r0, #1
 80039f2:	d102      	bne.n	80039fa <_sbrk_r+0x1a>
 80039f4:	682b      	ldr	r3, [r5, #0]
 80039f6:	b103      	cbz	r3, 80039fa <_sbrk_r+0x1a>
 80039f8:	6023      	str	r3, [r4, #0]
 80039fa:	bd38      	pop	{r3, r4, r5, pc}
 80039fc:	20000284 	.word	0x20000284

08003a00 <memchr>:
 8003a00:	4603      	mov	r3, r0
 8003a02:	b510      	push	{r4, lr}
 8003a04:	b2c9      	uxtb	r1, r1
 8003a06:	4402      	add	r2, r0
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	d101      	bne.n	8003a12 <memchr+0x12>
 8003a0e:	2000      	movs	r0, #0
 8003a10:	e003      	b.n	8003a1a <memchr+0x1a>
 8003a12:	7804      	ldrb	r4, [r0, #0]
 8003a14:	3301      	adds	r3, #1
 8003a16:	428c      	cmp	r4, r1
 8003a18:	d1f6      	bne.n	8003a08 <memchr+0x8>
 8003a1a:	bd10      	pop	{r4, pc}

08003a1c <memcpy>:
 8003a1c:	440a      	add	r2, r1
 8003a1e:	4291      	cmp	r1, r2
 8003a20:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a24:	d100      	bne.n	8003a28 <memcpy+0xc>
 8003a26:	4770      	bx	lr
 8003a28:	b510      	push	{r4, lr}
 8003a2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a2e:	4291      	cmp	r1, r2
 8003a30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a34:	d1f9      	bne.n	8003a2a <memcpy+0xe>
 8003a36:	bd10      	pop	{r4, pc}

08003a38 <_realloc_r>:
 8003a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a3c:	4607      	mov	r7, r0
 8003a3e:	4614      	mov	r4, r2
 8003a40:	460d      	mov	r5, r1
 8003a42:	b921      	cbnz	r1, 8003a4e <_realloc_r+0x16>
 8003a44:	4611      	mov	r1, r2
 8003a46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a4a:	f7ff bc3b 	b.w	80032c4 <_malloc_r>
 8003a4e:	b92a      	cbnz	r2, 8003a5c <_realloc_r+0x24>
 8003a50:	f7ff fbce 	bl	80031f0 <_free_r>
 8003a54:	4625      	mov	r5, r4
 8003a56:	4628      	mov	r0, r5
 8003a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a5c:	f000 f81a 	bl	8003a94 <_malloc_usable_size_r>
 8003a60:	4284      	cmp	r4, r0
 8003a62:	4606      	mov	r6, r0
 8003a64:	d802      	bhi.n	8003a6c <_realloc_r+0x34>
 8003a66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003a6a:	d8f4      	bhi.n	8003a56 <_realloc_r+0x1e>
 8003a6c:	4621      	mov	r1, r4
 8003a6e:	4638      	mov	r0, r7
 8003a70:	f7ff fc28 	bl	80032c4 <_malloc_r>
 8003a74:	4680      	mov	r8, r0
 8003a76:	b908      	cbnz	r0, 8003a7c <_realloc_r+0x44>
 8003a78:	4645      	mov	r5, r8
 8003a7a:	e7ec      	b.n	8003a56 <_realloc_r+0x1e>
 8003a7c:	42b4      	cmp	r4, r6
 8003a7e:	4622      	mov	r2, r4
 8003a80:	4629      	mov	r1, r5
 8003a82:	bf28      	it	cs
 8003a84:	4632      	movcs	r2, r6
 8003a86:	f7ff ffc9 	bl	8003a1c <memcpy>
 8003a8a:	4629      	mov	r1, r5
 8003a8c:	4638      	mov	r0, r7
 8003a8e:	f7ff fbaf 	bl	80031f0 <_free_r>
 8003a92:	e7f1      	b.n	8003a78 <_realloc_r+0x40>

08003a94 <_malloc_usable_size_r>:
 8003a94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a98:	1f18      	subs	r0, r3, #4
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	bfbc      	itt	lt
 8003a9e:	580b      	ldrlt	r3, [r1, r0]
 8003aa0:	18c0      	addlt	r0, r0, r3
 8003aa2:	4770      	bx	lr

08003aa4 <_init>:
 8003aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aa6:	bf00      	nop
 8003aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aaa:	bc08      	pop	{r3}
 8003aac:	469e      	mov	lr, r3
 8003aae:	4770      	bx	lr

08003ab0 <_fini>:
 8003ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ab2:	bf00      	nop
 8003ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ab6:	bc08      	pop	{r3}
 8003ab8:	469e      	mov	lr, r3
 8003aba:	4770      	bx	lr
