

================================================================
== Vitis HLS Report for 'rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5'
================================================================
* Date:           Tue May 20 14:38:08 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_206_5  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1556|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1312|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1376|   1819|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_2_fu_449_p2   |         +|   0|  0|  40|          33|          33|
    |add_ln130_3_fu_485_p2   |         +|   0|  0|  40|          33|          33|
    |add_ln130_4_fu_497_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln206_fu_318_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln208_1_fu_296_p2   |         +|   0|  0|  11|           3|           3|
    |add_ln208_fu_285_p2     |         +|   0|  0|  11|           3|           3|
    |add_ln210_fu_547_p2     |         +|   0|  0|  71|          64|          64|
    |t_fu_733_p2             |         +|   0|  0|  71|          64|          64|
    |tempReg_3_fu_617_p2     |         +|   0|  0|  71|          64|          64|
    |temp_3_fu_506_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_459_p2          |         +|   0|  0|  41|          34|          34|
    |u_6_fu_637_p2           |         +|   0|  0|  71|          64|          64|
    |v_4_fu_575_p2           |         +|   0|  0|  71|          64|          64|
    |sub_ln208_fu_307_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_711_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln206_fu_251_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln207_fu_279_p2    |      icmp|   0|  0|  39|          32|          32|
    |carry_3_fu_724_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_3_fu_652_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_593_p2      |        or|   0|  0|  64|          64|          64|
    |select_ln208_fu_329_p3  |    select|   0|  0|  64|           1|          64|
    |t_5_fu_739_p3           |    select|   0|  0|  64|           1|          64|
    |u_5_fu_672_p3           |    select|   0|  0|  64|           1|          64|
    |v_5_fu_622_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_13_fu_587_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_15_fu_599_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_16_fu_694_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_17_fu_642_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_18_fu_647_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_19_fu_658_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_581_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln210_fu_553_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1556|        1182|        1434|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_1_fu_102               |   9|          2|    4|          8|
    |t_4_fu_90                |   9|          2|   64|        128|
    |u_fu_94                  |   9|          2|   64|        128|
    |v_fu_98                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  202|        404|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_3_reg_920                  |  33|   0|   33|          0|
    |ah_reg_835                           |  32|   0|   32|          0|
    |al_reg_825                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_840                           |  32|   0|   32|          0|
    |bl_reg_830                           |  32|   0|   32|          0|
    |icmp_ln206_reg_794                   |   1|   0|    1|          0|
    |icmp_ln207_reg_803                   |   1|   0|    1|          0|
    |j_1_fu_102                           |   4|   0|    4|          0|
    |t_4_fu_90                            |  64|   0|   64|          0|
    |tempReg_3_reg_941                    |  64|   0|   64|          0|
    |tempReg_3_reg_941_pp0_iter8_reg      |  64|   0|   64|          0|
    |tmp_10_reg_894                       |  32|   0|   32|          0|
    |tmp_11_reg_904                       |  32|   0|   32|          0|
    |tmp_12_reg_930                       |   2|   0|    2|          0|
    |tmp_14_reg_950                       |   1|   0|    1|          0|
    |tmp_9_reg_909                        |   2|   0|    2|          0|
    |tmp_s_reg_889                        |  32|   0|   32|          0|
    |trunc_ln105_reg_925                  |  32|   0|   32|          0|
    |trunc_ln106_5_reg_899                |  32|   0|   32|          0|
    |trunc_ln106_5_reg_899_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_7_reg_874                |  32|   0|   32|          0|
    |trunc_ln106_8_reg_879                |  32|   0|   32|          0|
    |trunc_ln106_9_reg_884                |  32|   0|   32|          0|
    |trunc_ln106_reg_869                  |  32|   0|   32|          0|
    |trunc_ln125_reg_914                  |  32|   0|   32|          0|
    |trunc_ln206_1_reg_798                |   1|   0|    1|          0|
    |u_fu_94                              |  64|   0|   64|          0|
    |v_fu_98                              |  64|   0|   64|          0|
    |xor_ln210_reg_935                    |  64|   0|   64|          0|
    |icmp_ln206_reg_794                   |  64|  32|    1|          0|
    |icmp_ln207_reg_803                   |  64|  32|    1|          0|
    |tmp_11_reg_904                       |  64|  32|   32|          0|
    |trunc_ln106_reg_869                  |  64|  32|   32|          0|
    |trunc_ln125_reg_914                  |  64|  32|   32|          0|
    |xor_ln210_reg_935                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1312| 192| 1090|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1037_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1037_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1037_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1037_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1041_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1041_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1041_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1041_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1045_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1045_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1045_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1045_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1049_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1049_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1049_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_1049_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5|  return value|
|indvars_iv           |   in|    3|     ap_none|                                indvars_iv|        scalar|
|v_3                  |   in|   64|     ap_none|                                       v_3|        scalar|
|u_1                  |   in|   64|     ap_none|                                       u_1|        scalar|
|sub66                |   in|   32|     ap_none|                                     sub66|        scalar|
|zext_ln181_1         |   in|    3|     ap_none|                              zext_ln181_1|        scalar|
|mc_0_address0        |  out|    3|   ap_memory|                                      mc_0|         array|
|mc_0_ce0             |  out|    1|   ap_memory|                                      mc_0|         array|
|mc_0_q0              |   in|   64|   ap_memory|                                      mc_0|         array|
|zext_ln181           |   in|    3|     ap_none|                                zext_ln181|        scalar|
|mc_1_address0        |  out|    3|   ap_memory|                                      mc_1|         array|
|mc_1_ce0             |  out|    1|   ap_memory|                                      mc_1|         array|
|mc_1_q0              |   in|   64|   ap_memory|                                      mc_1|         array|
|empty                |   in|    3|     ap_none|                                     empty|        scalar|
|v_10_out             |  out|   64|      ap_vld|                                  v_10_out|       pointer|
|v_10_out_ap_vld      |  out|    1|      ap_vld|                                  v_10_out|       pointer|
|u_9_out              |  out|   64|      ap_vld|                                   u_9_out|       pointer|
|u_9_out_ap_vld       |  out|    1|      ap_vld|                                   u_9_out|       pointer|
|t_6_out              |  out|   64|      ap_vld|                                   t_6_out|       pointer|
|t_6_out_ap_vld       |  out|    1|      ap_vld|                                   t_6_out|       pointer|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_4 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln181_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln181"   --->   Operation 18 'read' 'zext_ln181_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln181_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln181_1"   --->   Operation 19 'read' 'zext_ln181_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub66_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub66"   --->   Operation 20 'read' 'sub66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%u_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u_1"   --->   Operation 21 'read' 'u_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_3"   --->   Operation 22 'read' 'v_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 23 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 24 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %indvars_iv_cast, i4 %j_1" [src/generic/fp_generic.c:177]   --->   Operation 25 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_3_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_1_read, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t_4" [src/generic/fp_generic.c:178]   --->   Operation 28 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body65"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j = load i4 %j_1" [src/generic/fp_generic.c:206]   --->   Operation 30 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%icmp_ln206 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:206]   --->   Operation 31 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.body65.split_ifconv, void %for.inc118.exitStub" [src/generic/fp_generic.c:206]   --->   Operation 32 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 33 'zext' 'zext_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 34 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln206_1 = trunc i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 35 'trunc' 'trunc_ln206_1' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln178_1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %j, i32 1, i32 3" [src/generic/fp_generic.c:178]   --->   Operation 36 'partselect' 'lshr_ln178_1' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.55ns)   --->   "%icmp_ln207 = icmp_ult  i32 %zext_ln206, i32 %sub66_read" [src/generic/fp_generic.c:207]   --->   Operation 37 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln206)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.65ns)   --->   "%add_ln208 = add i3 %zext_ln181_1_read, i3 %lshr_ln178_1" [src/generic/fp_generic.c:208]   --->   Operation 38 'add' 'add_ln208' <Predicate = (!icmp_ln206)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i3 %add_ln208" [src/generic/fp_generic.c:208]   --->   Operation 39 'zext' 'zext_ln208' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mc_0_addr = getelementptr i64 %mc_0, i32 0, i32 %zext_ln208" [src/generic/fp_generic.c:208]   --->   Operation 40 'getelementptr' 'mc_0_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.65ns)   --->   "%add_ln208_1 = add i3 %zext_ln181_read, i3 %lshr_ln178_1" [src/generic/fp_generic.c:208]   --->   Operation 41 'add' 'add_ln208_1' <Predicate = (!icmp_ln206)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i3 %add_ln208_1" [src/generic/fp_generic.c:208]   --->   Operation 42 'zext' 'zext_ln208_2' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mc_1_addr = getelementptr i64 %mc_1, i32 0, i32 %zext_ln208_2" [src/generic/fp_generic.c:208]   --->   Operation 43 'getelementptr' 'mc_1_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%mc_0_load = load i3 %mc_0_addr" [src/generic/fp_generic.c:208]   --->   Operation 44 'load' 'mc_0_load' <Predicate = (!icmp_ln206)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%mc_1_load = load i3 %mc_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 45 'load' 'mc_1_load' <Predicate = (!icmp_ln206)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 46 [1/1] (1.65ns)   --->   "%sub_ln208 = sub i3 %tmp, i3 %trunc_ln206" [src/generic/fp_generic.c:208]   --->   Operation 46 'sub' 'sub_ln208' <Predicate = (!icmp_ln206)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i3 %sub_ln208" [src/generic/fp_generic.c:208]   --->   Operation 47 'zext' 'zext_ln208_1' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln208_1" [src/generic/fp_generic.c:208]   --->   Operation 48 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 49 'load' 'p503p1_1_load' <Predicate = (!icmp_ln206)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln206 = add i4 %j, i4 1" [src/generic/fp_generic.c:206]   --->   Operation 50 'add' 'add_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln206, i4 %j_1" [src/generic/fp_generic.c:177]   --->   Operation 51 'store' 'store_ln177' <Predicate = (!icmp_ln206)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 52 [1/2] ( I:2.32ns O:2.32ns )   --->   "%mc_0_load = load i3 %mc_0_addr" [src/generic/fp_generic.c:208]   --->   Operation 52 'load' 'mc_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/2] ( I:2.32ns O:2.32ns )   --->   "%mc_1_load = load i3 %mc_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 53 'load' 'mc_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (1.48ns)   --->   "%select_ln208 = select i1 %trunc_ln206_1, i64 %mc_1_load, i64 %mc_0_load" [src/generic/fp_generic.c:208]   --->   Operation 54 'select' 'select_ln208' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%al = trunc i64 %select_ln208" [src/generic/fp_generic.c:208]   --->   Operation 55 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 56 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:208]   --->   Operation 57 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %select_ln208, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 58 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 59 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln105_3 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 60 'zext' 'zext_ln105_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 61 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln105_4 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 62 'zext' 'zext_ln105_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 63 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_4, i64 %zext_ln105_3" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 64 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_3" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 65 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_4, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 66 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 67 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 68 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_4, i64 %zext_ln105_3" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 68 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 69 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_3" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 70 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln106_7 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 71 'trunc' 'trunc_ln106_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_4, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 72 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln106_8 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 73 'trunc' 'trunc_ln106_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 74 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln106_9 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 75 'trunc' 'trunc_ln106_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 76 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 77 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln106_5 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 78 'partselect' 'trunc_ln106_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 79 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 80 'zext' 'zext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln123_3 = zext i32 %trunc_ln106_8" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 81 'zext' 'zext_ln123_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln123_4 = zext i32 %trunc_ln106_7" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 82 'zext' 'zext_ln123_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln123_2 = add i33 %zext_ln123_3, i33 %zext_ln123_4" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 83 'add' 'add_ln123_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i33 %add_ln123_2" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 84 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123, i34 %zext_ln106_3" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 85 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 86 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 87 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_10" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 88 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln130_3 = zext i32 %trunc_ln106_9" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 89 'zext' 'zext_ln130_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln130_3 = add i33 %zext_ln130_3, i33 %zext_ln106" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 90 'add' 'add_ln130_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln106_4 = zext i2 %tmp_9" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 91 'zext' 'zext_ln106_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln130_4 = zext i33 %add_ln130_3" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 92 'zext' 'zext_ln130_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.55ns)   --->   "%add_ln130_4 = add i32 %trunc_ln106_5, i32 %zext_ln106_4" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 93 'add' 'add_ln130_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %add_ln130_4" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 94 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.59ns)   --->   "%temp_3 = add i34 %zext_ln130, i34 %zext_ln130_4" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 95 'add' 'temp_3' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_3" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 96 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_3, i32 32, i32 33" [src/generic/fp_generic.c:210]   --->   Operation 97 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_11, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 98 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%and_ln210_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_12, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 99 'bitconcatenate' 'and_ln210_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i34 %and_ln210_1" [src/generic/fp_generic.c:210]   --->   Operation 100 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:210]   --->   Operation 101 'zext' 'zext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.52ns)   --->   "%add_ln210 = add i64 %zext_ln210, i64 %and_ln1" [src/generic/fp_generic.c:210]   --->   Operation 102 'add' 'add_ln210' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.99ns)   --->   "%xor_ln210 = xor i64 %add_ln210, i64 %zext_ln210_1" [src/generic/fp_generic.c:210]   --->   Operation 103 'xor' 'xor_ln210' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%v_load_3 = load i64 %v" [src/generic/fp_generic.c:209]   --->   Operation 104 'load' 'v_load_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln125_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 105 'bitconcatenate' 'shl_ln125_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 106 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (3.52ns)   --->   "%v_4 = add i64 %tempReg, i64 %v_load_3" [src/generic/fp_generic.c:209]   --->   Operation 107 'add' 'v_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg_3)   --->   "%xor_ln105 = xor i64 %shl_ln125_1, i64 %v_4" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 108 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg_3)   --->   "%xor_ln105_13 = xor i64 %v_load_3, i64 %shl_ln125_1" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 109 'xor' 'xor_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tempReg_3)   --->   "%or_ln105 = or i64 %xor_ln105_13, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 110 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tempReg_3)   --->   "%xor_ln105_15 = xor i64 %or_ln105, i64 %v_4" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 111 'xor' 'xor_ln105_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tempReg_3)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_15, i32 63" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 112 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tempReg_3)   --->   "%zext_ln105 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 113 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_3 = add i64 %xor_ln210, i64 %zext_ln105" [src/generic/fp_generic.c:210]   --->   Operation 114 'add' 'tempReg_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (1.48ns)   --->   "%v_5 = select i1 %icmp_ln207, i64 %v_4, i64 %v_load_3" [src/generic/fp_generic.c:207]   --->   Operation 115 'select' 'v_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_5, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 116 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%u_load_2 = load i64 %u" [src/generic/fp_generic.c:210]   --->   Operation 117 'load' 'u_load_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (3.52ns)   --->   "%u_6 = add i64 %tempReg_3, i64 %u_load_2" [src/generic/fp_generic.c:210]   --->   Operation 118 'add' 'u_6' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%xor_ln105_17 = xor i64 %tempReg_3, i64 %u_6" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 119 'xor' 'xor_ln105_17' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%xor_ln105_18 = xor i64 %u_load_2, i64 %tempReg_3" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 120 'xor' 'xor_ln105_18' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%or_ln105_3 = or i64 %xor_ln105_18, i64 %xor_ln105_17" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 121 'or' 'or_ln105_3' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%xor_ln105_19 = xor i64 %or_ln105_3, i64 %u_6" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 122 'xor' 'xor_ln105_19' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_19, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 123 'bitselect' 'tmp_14' <Predicate = (icmp_ln207)> <Delay = 0.99>
ST_9 : Operation 124 [1/1] (1.48ns)   --->   "%u_5 = select i1 %icmp_ln207, i64 %u_6, i64 %u_load_2" [src/generic/fp_generic.c:207]   --->   Operation 124 'select' 'u_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_5, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 125 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%t_4_load = load i64 %t_4"   --->   Operation 142 'load' 't_4_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%u_load = load i64 %u"   --->   Operation 143 'load' 'u_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 144 'load' 'v_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_10_out, i64 %v_load"   --->   Operation 145 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_9_out, i64 %u_load"   --->   Operation 146 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_6_out, i64 %t_4_load"   --->   Operation 147 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%t_4_load_1 = load i64 %t_4" [src/generic/fp_generic.c:211]   --->   Operation 126 'load' 't_4_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 127 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:178]   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [src/generic/fp_generic.c:206]   --->   Operation 129 'specloopname' 'specloopname_ln206' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_3, i64 63" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 130 'bitselect' 'bit_sel4' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_16 = xor i1 %bit_sel4, i1 1" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 131 'xor' 'xor_ln105_16' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln105_3 = trunc i64 %tempReg_3" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 132 'trunc' 'trunc_ln105_3' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_16, i63 %trunc_ln105_3" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 133 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln105 = and i64 %xor_ln210, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 134 'and' 'and_ln105' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:210]   --->   Operation 135 'bitselect' 'tmp_13' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%carry_3 = or i1 %tmp_14, i1 %tmp_13" [src/generic/fp_generic.c:210]   --->   Operation 136 'or' 'carry_3' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln211 = zext i1 %carry_3" [src/generic/fp_generic.c:211]   --->   Operation 137 'zext' 'zext_ln211' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (3.52ns) (out node of the LUT)   --->   "%t = add i64 %t_4_load_1, i64 %zext_ln211" [src/generic/fp_generic.c:211]   --->   Operation 138 'add' 't' <Predicate = (icmp_ln207)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (1.48ns)   --->   "%t_5 = select i1 %icmp_ln207, i64 %t, i64 %t_4_load_1" [src/generic/fp_generic.c:207]   --->   Operation 139 'select' 't_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_5, i64 %t_4" [src/generic/fp_generic.c:178]   --->   Operation 140 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.body65" [src/generic/fp_generic.c:206]   --->   Operation 141 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln181_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln181]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_4                     (alloca           ) [ 01111111111]
u                       (alloca           ) [ 01111111110]
v                       (alloca           ) [ 01111111110]
j_1                     (alloca           ) [ 01000000000]
tmp                     (read             ) [ 00000000000]
zext_ln181_read         (read             ) [ 00000000000]
zext_ln181_1_read       (read             ) [ 00000000000]
sub66_read              (read             ) [ 00000000000]
u_1_read                (read             ) [ 00000000000]
v_3_read                (read             ) [ 00000000000]
indvars_iv_read         (read             ) [ 00000000000]
indvars_iv_cast         (zext             ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j                       (load             ) [ 00000000000]
icmp_ln206              (icmp             ) [ 01111111110]
br_ln206                (br               ) [ 00000000000]
zext_ln206              (zext             ) [ 00000000000]
trunc_ln206             (trunc            ) [ 00000000000]
trunc_ln206_1           (trunc            ) [ 01100000000]
lshr_ln178_1            (partselect       ) [ 00000000000]
icmp_ln207              (icmp             ) [ 01111111111]
add_ln208               (add              ) [ 00000000000]
zext_ln208              (zext             ) [ 00000000000]
mc_0_addr               (getelementptr    ) [ 01100000000]
add_ln208_1             (add              ) [ 00000000000]
zext_ln208_2            (zext             ) [ 00000000000]
mc_1_addr               (getelementptr    ) [ 01100000000]
sub_ln208               (sub              ) [ 00000000000]
zext_ln208_1            (zext             ) [ 00000000000]
p503p1_1_addr           (getelementptr    ) [ 01100000000]
add_ln206               (add              ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
mc_0_load               (load             ) [ 00000000000]
mc_1_load               (load             ) [ 00000000000]
select_ln208            (select           ) [ 00000000000]
al                      (trunc            ) [ 01010000000]
p503p1_1_load           (load             ) [ 00000000000]
bl                      (trunc            ) [ 01010000000]
ah                      (partselect       ) [ 01010000000]
bh                      (partselect       ) [ 01010000000]
zext_ln105_3            (zext             ) [ 01001000000]
zext_ln110              (zext             ) [ 01001000000]
zext_ln105_4            (zext             ) [ 01001000000]
zext_ln112              (zext             ) [ 01001000000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000111100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_7           (trunc            ) [ 01000100000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_8           (trunc            ) [ 01000100000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_9           (trunc            ) [ 01000100000]
tmp_s                   (partselect       ) [ 01000100000]
tmp_10                  (partselect       ) [ 01000100000]
trunc_ln106_5           (partselect       ) [ 01000110000]
tmp_11                  (partselect       ) [ 01000111000]
zext_ln106_3            (zext             ) [ 00000000000]
zext_ln123_3            (zext             ) [ 00000000000]
zext_ln123_4            (zext             ) [ 00000000000]
add_ln123_2             (add              ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_9                   (partselect       ) [ 01000010000]
trunc_ln125             (trunc            ) [ 01000011100]
zext_ln106              (zext             ) [ 00000000000]
zext_ln130_3            (zext             ) [ 00000000000]
add_ln130_3             (add              ) [ 01000010000]
zext_ln106_4            (zext             ) [ 00000000000]
zext_ln130_4            (zext             ) [ 00000000000]
add_ln130_4             (add              ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
temp_3                  (add              ) [ 00000000000]
trunc_ln105             (trunc            ) [ 01000001000]
tmp_12                  (partselect       ) [ 01000001000]
and_ln1                 (bitconcatenate   ) [ 00000000000]
and_ln210_1             (bitconcatenate   ) [ 00000000000]
zext_ln210              (zext             ) [ 00000000000]
zext_ln210_1            (zext             ) [ 00000000000]
add_ln210               (add              ) [ 00000000000]
xor_ln210               (xor              ) [ 01000000111]
v_load_3                (load             ) [ 00000000000]
shl_ln125_1             (bitconcatenate   ) [ 00000000000]
tempReg                 (bitconcatenate   ) [ 00000000000]
v_4                     (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_13            (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_15            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105              (zext             ) [ 00000000000]
tempReg_3               (add              ) [ 01000000011]
v_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
u_load_2                (load             ) [ 00000000000]
u_6                     (add              ) [ 00000000000]
xor_ln105_17            (xor              ) [ 00000000000]
xor_ln105_18            (xor              ) [ 00000000000]
or_ln105_3              (or               ) [ 00000000000]
xor_ln105_19            (xor              ) [ 00000000000]
tmp_14                  (bitselect        ) [ 01000000001]
u_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
t_4_load_1              (load             ) [ 00000000000]
specpipeline_ln178      (specpipeline     ) [ 00000000000]
speclooptripcount_ln178 (speclooptripcount) [ 00000000000]
specloopname_ln206      (specloopname     ) [ 00000000000]
bit_sel4                (bitselect        ) [ 00000000000]
xor_ln105_16            (xor              ) [ 00000000000]
trunc_ln105_3           (trunc            ) [ 00000000000]
xor_ln105_s             (bitconcatenate   ) [ 00000000000]
and_ln105               (and              ) [ 00000000000]
tmp_13                  (bitselect        ) [ 00000000000]
carry_3                 (or               ) [ 00000000000]
zext_ln211              (zext             ) [ 00000000000]
t                       (add              ) [ 00000000000]
t_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln206                (br               ) [ 00000000000]
t_4_load                (load             ) [ 00000000000]
u_load                  (load             ) [ 00000000000]
v_load                  (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub66">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub66"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln181_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln181_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mc_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln181">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mc_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="empty">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v_10_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_10_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="u_9_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_9_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="t_6_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_6_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p503p1_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_97"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="t_4_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="u_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln181_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln181_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln181_1_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln181_1_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sub66_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub66_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="u_1_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_1_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v_3_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_3_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvars_iv_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln0_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="0" index="2" bw="64" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln0_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="64" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="169" class="1004" name="mc_0_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_0_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mc_1_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_1_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mc_0_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mc_1_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p503p1_1_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvars_iv_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln177_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln178_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln178_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln178_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="j_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln206_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln206_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln206_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln206_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="lshr_ln178_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="0" index="3" bw="3" slack="0"/>
<pin id="274" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln178_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln207_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln208_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln208_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln208_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln208_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_2/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sub_ln208_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln208_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln206_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln177_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln208_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="64" slack="0"/>
<pin id="333" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="al_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="bl_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="ah_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="7" slack="0"/>
<pin id="348" dir="0" index="3" bw="7" slack="0"/>
<pin id="349" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="bh_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="0"/>
<pin id="357" dir="0" index="2" bw="7" slack="0"/>
<pin id="358" dir="0" index="3" bw="7" slack="0"/>
<pin id="359" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln105_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_3/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln110_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln105_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_4/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln112_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln106_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln106_7_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_7/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln106_8_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_8/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln106_9_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_9/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_s_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="0" index="2" bw="7" slack="0"/>
<pin id="404" dir="0" index="3" bw="7" slack="0"/>
<pin id="405" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_10_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="0" index="2" bw="7" slack="0"/>
<pin id="414" dir="0" index="3" bw="7" slack="0"/>
<pin id="415" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln106_5_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_5/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_11_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="0" index="2" bw="7" slack="0"/>
<pin id="434" dir="0" index="3" bw="7" slack="0"/>
<pin id="435" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln106_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_3/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln123_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_3/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln123_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_4/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln123_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123_2/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln123_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="33" slack="0"/>
<pin id="457" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="temp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="33" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_9_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="0"/>
<pin id="467" dir="0" index="1" bw="34" slack="0"/>
<pin id="468" dir="0" index="2" bw="7" slack="0"/>
<pin id="469" dir="0" index="3" bw="7" slack="0"/>
<pin id="470" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="trunc_ln125_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="34" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln106_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln130_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_3/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln130_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_3/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln106_4_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_4/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln130_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="33" slack="1"/>
<pin id="496" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_4/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln130_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="0" index="1" bw="2" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_4/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln130_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="temp_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="33" slack="0"/>
<pin id="509" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_3/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln105_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="34" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_12_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="34" slack="0"/>
<pin id="519" dir="0" index="2" bw="7" slack="0"/>
<pin id="520" dir="0" index="3" bw="7" slack="0"/>
<pin id="521" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="and_ln1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="3"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="and_ln210_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="34" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="1"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln210_1/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln210_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="34" slack="0"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln210_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_1/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln210_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="34" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="xor_ln210_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="0"/>
<pin id="556" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln210/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="v_load_3_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="7"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_3/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="shl_ln125_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="3"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_1/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tempReg_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="3"/>
<pin id="572" dir="0" index="2" bw="32" slack="4"/>
<pin id="573" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="v_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="0"/>
<pin id="577" dir="0" index="1" bw="64" slack="0"/>
<pin id="578" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_4/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln105_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="0"/>
<pin id="584" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="xor_ln105_13_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="0" index="1" bw="64" slack="0"/>
<pin id="590" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_13/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln105_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="0"/>
<pin id="595" dir="0" index="1" bw="64" slack="0"/>
<pin id="596" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="xor_ln105_15_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_15/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="carry_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="0"/>
<pin id="608" dir="0" index="2" bw="7" slack="0"/>
<pin id="609" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln105_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tempReg_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="1"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_3/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="v_5_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="7"/>
<pin id="624" dir="0" index="1" bw="64" slack="0"/>
<pin id="625" dir="0" index="2" bw="64" slack="0"/>
<pin id="626" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_5/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="store_ln178_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="0"/>
<pin id="631" dir="0" index="1" bw="64" slack="7"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="u_load_2_load_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="8"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load_2/9 "/>
</bind>
</comp>

<comp id="637" class="1004" name="u_6_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="0" index="1" bw="64" slack="0"/>
<pin id="640" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_6/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="xor_ln105_17_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="1"/>
<pin id="644" dir="0" index="1" bw="64" slack="0"/>
<pin id="645" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_17/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="xor_ln105_18_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="1"/>
<pin id="650" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_18/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="or_ln105_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="0" index="1" bw="64" slack="0"/>
<pin id="655" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_3/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="xor_ln105_19_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="0" index="1" bw="64" slack="0"/>
<pin id="661" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_19/9 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_14_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="64" slack="0"/>
<pin id="667" dir="0" index="2" bw="7" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="u_5_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="8"/>
<pin id="674" dir="0" index="1" bw="64" slack="0"/>
<pin id="675" dir="0" index="2" bw="64" slack="0"/>
<pin id="676" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_5/9 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln178_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="8"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="t_4_load_1_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="9"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_4_load_1/10 "/>
</bind>
</comp>

<comp id="687" class="1004" name="bit_sel4_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="64" slack="2"/>
<pin id="690" dir="0" index="2" bw="7" slack="0"/>
<pin id="691" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/10 "/>
</bind>
</comp>

<comp id="694" class="1004" name="xor_ln105_16_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_16/10 "/>
</bind>
</comp>

<comp id="700" class="1004" name="trunc_ln105_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="2"/>
<pin id="702" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_3/10 "/>
</bind>
</comp>

<comp id="703" class="1004" name="xor_ln105_s_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="0" index="2" bw="63" slack="0"/>
<pin id="707" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="711" class="1004" name="and_ln105_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="3"/>
<pin id="713" dir="0" index="1" bw="64" slack="0"/>
<pin id="714" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_13_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="64" slack="0"/>
<pin id="719" dir="0" index="2" bw="7" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="carry_3_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_3/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln211_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/10 "/>
</bind>
</comp>

<comp id="733" class="1004" name="t_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="64" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="739" class="1004" name="t_5_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="9"/>
<pin id="741" dir="0" index="1" bw="64" slack="0"/>
<pin id="742" dir="0" index="2" bw="64" slack="0"/>
<pin id="743" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_5/10 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln178_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="0"/>
<pin id="748" dir="0" index="1" bw="64" slack="9"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="751" class="1004" name="t_4_load_load_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="8"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_4_load/9 "/>
</bind>
</comp>

<comp id="755" class="1004" name="u_load_load_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="8"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/9 "/>
</bind>
</comp>

<comp id="759" class="1004" name="v_load_load_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="64" slack="8"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="763" class="1005" name="t_4_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t_4 "/>
</bind>
</comp>

<comp id="771" class="1005" name="u_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="0"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="779" class="1005" name="v_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="64" slack="0"/>
<pin id="781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="787" class="1005" name="j_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="0"/>
<pin id="789" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="icmp_ln206_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="8"/>
<pin id="796" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="798" class="1005" name="trunc_ln206_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln206_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="icmp_ln207_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="7"/>
<pin id="805" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="810" class="1005" name="mc_0_addr_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="1"/>
<pin id="812" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mc_0_addr "/>
</bind>
</comp>

<comp id="815" class="1005" name="mc_1_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="3" slack="1"/>
<pin id="817" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mc_1_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="p503p1_1_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="1"/>
<pin id="822" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="825" class="1005" name="al_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="830" class="1005" name="bl_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="835" class="1005" name="ah_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="840" class="1005" name="bh_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="845" class="1005" name="zext_ln105_3_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="1"/>
<pin id="847" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_3 "/>
</bind>
</comp>

<comp id="851" class="1005" name="zext_ln110_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="1"/>
<pin id="853" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="857" class="1005" name="zext_ln105_4_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_4 "/>
</bind>
</comp>

<comp id="863" class="1005" name="zext_ln112_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="64" slack="1"/>
<pin id="865" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="869" class="1005" name="trunc_ln106_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="4"/>
<pin id="871" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="874" class="1005" name="trunc_ln106_7_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_7 "/>
</bind>
</comp>

<comp id="879" class="1005" name="trunc_ln106_8_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_8 "/>
</bind>
</comp>

<comp id="884" class="1005" name="trunc_ln106_9_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_9 "/>
</bind>
</comp>

<comp id="889" class="1005" name="tmp_s_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="894" class="1005" name="tmp_10_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="1"/>
<pin id="896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="899" class="1005" name="trunc_ln106_5_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="2"/>
<pin id="901" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_5 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_11_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="3"/>
<pin id="906" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="909" class="1005" name="tmp_9_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="1"/>
<pin id="911" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="914" class="1005" name="trunc_ln125_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="3"/>
<pin id="916" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="920" class="1005" name="add_ln130_3_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="33" slack="1"/>
<pin id="922" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130_3 "/>
</bind>
</comp>

<comp id="925" class="1005" name="trunc_ln105_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="930" class="1005" name="tmp_12_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="2" slack="1"/>
<pin id="932" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="935" class="1005" name="xor_ln210_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="1"/>
<pin id="937" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln210 "/>
</bind>
</comp>

<comp id="941" class="1005" name="tempReg_3_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="1"/>
<pin id="943" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_3 "/>
</bind>
</comp>

<comp id="950" class="1005" name="tmp_14_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="88" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="88" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="88" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="169" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="176" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="227"><net_src comp="142" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="136" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="130" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="248" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="248" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="248" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="248" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="283"><net_src comp="257" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="124" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="118" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="269" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="300"><net_src comp="112" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="269" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="311"><net_src comp="106" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="261" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="322"><net_src comp="248" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="189" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="183" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="329" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="202" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="329" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="202" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="48" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="372"><net_src comp="369" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="387"><net_src comp="208" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="212" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="216" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="220" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="208" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="216" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="48" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="212" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="48" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="220" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="48" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="50" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="440" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="52" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="459" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="48" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="54" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="478"><net_src comp="459" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="479" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="494" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="52" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="506" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="48" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="54" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="531"><net_src comp="56" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="42" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="58" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="42" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="543"><net_src comp="533" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="540" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="526" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="544" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="567"><net_src comp="56" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="42" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="56" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="569" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="559" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="562" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="559" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="562" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="581" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="575" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="60" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="50" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="605" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="575" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="559" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="622" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="641"><net_src comp="634" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="637" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="634" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="642" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="637" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="60" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="50" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="677"><net_src comp="637" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="678"><net_src comp="634" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="672" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="692"><net_src comp="80" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="82" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="687" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="84" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="708"><net_src comp="86" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="694" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="700" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="703" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="60" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="711" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="50" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="716" pin="3"/><net_sink comp="724" pin=1"/></net>

<net id="732"><net_src comp="724" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="684" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="729" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="744"><net_src comp="733" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="684" pin="1"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="739" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="751" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="758"><net_src comp="755" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="762"><net_src comp="759" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="766"><net_src comp="90" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="774"><net_src comp="94" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="778"><net_src comp="771" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="782"><net_src comp="98" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="785"><net_src comp="779" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="786"><net_src comp="779" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="790"><net_src comp="102" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="793"><net_src comp="787" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="797"><net_src comp="251" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="265" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="806"><net_src comp="279" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="813"><net_src comp="169" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="818"><net_src comp="176" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="823"><net_src comp="195" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="828"><net_src comp="336" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="833"><net_src comp="340" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="838"><net_src comp="344" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="843"><net_src comp="354" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="848"><net_src comp="364" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="854"><net_src comp="369" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="860"><net_src comp="374" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="866"><net_src comp="379" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="872"><net_src comp="384" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="877"><net_src comp="388" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="882"><net_src comp="392" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="887"><net_src comp="396" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="892"><net_src comp="400" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="897"><net_src comp="410" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="902"><net_src comp="420" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="907"><net_src comp="430" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="912"><net_src comp="465" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="917"><net_src comp="475" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="923"><net_src comp="485" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="928"><net_src comp="512" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="933"><net_src comp="516" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="938"><net_src comp="553" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="944"><net_src comp="617" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="947"><net_src comp="941" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="948"><net_src comp="941" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="949"><net_src comp="941" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="953"><net_src comp="664" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="724" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mc_0 | {}
	Port: mc_1 | {}
	Port: v_10_out | {9 }
	Port: u_9_out | {9 }
	Port: t_6_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5 : indvars_iv | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5 : v_3 | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5 : u_1 | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5 : sub66 | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5 : zext_ln181_1 | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5 : mc_0 | {1 2 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5 : zext_ln181 | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5 : mc_1 | {1 2 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5 : empty | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j : 1
		icmp_ln206 : 2
		br_ln206 : 3
		zext_ln206 : 2
		trunc_ln206 : 2
		trunc_ln206_1 : 2
		lshr_ln178_1 : 2
		icmp_ln207 : 3
		add_ln208 : 3
		zext_ln208 : 4
		mc_0_addr : 5
		add_ln208_1 : 3
		zext_ln208_2 : 4
		mc_1_addr : 5
		mc_0_load : 6
		mc_1_load : 6
		sub_ln208 : 3
		zext_ln208_1 : 4
		p503p1_1_addr : 5
		p503p1_1_load : 6
		add_ln206 : 2
		store_ln177 : 3
	State 2
		select_ln208 : 1
		al : 2
		bl : 1
		ah : 2
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_7 : 1
		trunc_ln106_8 : 1
		trunc_ln106_9 : 1
		tmp_s : 1
		tmp_10 : 1
		trunc_ln106_5 : 1
		tmp_11 : 1
	State 5
		add_ln123_2 : 1
		zext_ln123 : 2
		temp : 3
		tmp_9 : 4
		trunc_ln125 : 4
		add_ln130_3 : 1
	State 6
		add_ln130_4 : 1
		zext_ln130 : 2
		temp_3 : 3
		trunc_ln105 : 4
		tmp_12 : 4
	State 7
		zext_ln210 : 1
		add_ln210 : 2
		xor_ln210 : 3
	State 8
		v_4 : 1
		xor_ln105 : 2
		xor_ln105_13 : 1
		or_ln105 : 2
		xor_ln105_15 : 2
		carry : 2
		zext_ln105 : 3
		tempReg_3 : 4
		v_5 : 2
		store_ln178 : 3
	State 9
		u_6 : 1
		xor_ln105_17 : 2
		xor_ln105_18 : 1
		or_ln105_3 : 2
		xor_ln105_19 : 2
		tmp_14 : 2
		u_5 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_16 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_13 : 2
		carry_3 : 3
		zext_ln211 : 3
		t : 4
		t_5 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_208          |    4    |   165   |    50   |
|    mul   |           grp_fu_212          |    4    |   165   |    50   |
|          |           grp_fu_216          |    4    |   165   |    50   |
|          |           grp_fu_220          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln208_fu_285       |    0    |    0    |    11   |
|          |       add_ln208_1_fu_296      |    0    |    0    |    11   |
|          |        add_ln206_fu_318       |    0    |    0    |    13   |
|          |       add_ln123_2_fu_449      |    0    |    0    |    39   |
|          |          temp_fu_459          |    0    |    0    |    40   |
|          |       add_ln130_3_fu_485      |    0    |    0    |    39   |
|    add   |       add_ln130_4_fu_497      |    0    |    0    |    39   |
|          |         temp_3_fu_506         |    0    |    0    |    40   |
|          |        add_ln210_fu_547       |    0    |    0    |    71   |
|          |           v_4_fu_575          |    0    |    0    |    71   |
|          |        tempReg_3_fu_617       |    0    |    0    |    71   |
|          |           u_6_fu_637          |    0    |    0    |    71   |
|          |            t_fu_733           |    0    |    0    |    71   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln210_fu_553       |    0    |    0    |    64   |
|          |        xor_ln105_fu_581       |    0    |    0    |    64   |
|          |      xor_ln105_13_fu_587      |    0    |    0    |    64   |
|    xor   |      xor_ln105_15_fu_599      |    0    |    0    |    64   |
|          |      xor_ln105_17_fu_642      |    0    |    0    |    64   |
|          |      xor_ln105_18_fu_647      |    0    |    0    |    64   |
|          |      xor_ln105_19_fu_658      |    0    |    0    |    64   |
|          |      xor_ln105_16_fu_694      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln208_fu_329      |    0    |    0    |    64   |
|  select  |           v_5_fu_622          |    0    |    0    |    64   |
|          |           u_5_fu_672          |    0    |    0    |    64   |
|          |           t_5_fu_739          |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln105_fu_593        |    0    |    0    |    64   |
|    or    |       or_ln105_3_fu_652       |    0    |    0    |    64   |
|          |         carry_3_fu_724        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln105_fu_711       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln206_fu_251       |    0    |    0    |    13   |
|          |       icmp_ln207_fu_279       |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln208_fu_307       |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_read_fu_106        |    0    |    0    |    0    |
|          |  zext_ln181_read_read_fu_112  |    0    |    0    |    0    |
|          | zext_ln181_1_read_read_fu_118 |    0    |    0    |    0    |
|   read   |     sub66_read_read_fu_124    |    0    |    0    |    0    |
|          |      u_1_read_read_fu_130     |    0    |    0    |    0    |
|          |      v_3_read_read_fu_136     |    0    |    0    |    0    |
|          |  indvars_iv_read_read_fu_142  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     write_ln0_write_fu_148    |    0    |    0    |    0    |
|   write  |     write_ln0_write_fu_155    |    0    |    0    |    0    |
|          |     write_ln0_write_fu_162    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     indvars_iv_cast_fu_224    |    0    |    0    |    0    |
|          |       zext_ln206_fu_257       |    0    |    0    |    0    |
|          |       zext_ln208_fu_291       |    0    |    0    |    0    |
|          |      zext_ln208_2_fu_302      |    0    |    0    |    0    |
|          |      zext_ln208_1_fu_313      |    0    |    0    |    0    |
|          |      zext_ln105_3_fu_364      |    0    |    0    |    0    |
|          |       zext_ln110_fu_369       |    0    |    0    |    0    |
|          |      zext_ln105_4_fu_374      |    0    |    0    |    0    |
|          |       zext_ln112_fu_379       |    0    |    0    |    0    |
|          |      zext_ln106_3_fu_440      |    0    |    0    |    0    |
|   zext   |      zext_ln123_3_fu_443      |    0    |    0    |    0    |
|          |      zext_ln123_4_fu_446      |    0    |    0    |    0    |
|          |       zext_ln123_fu_455       |    0    |    0    |    0    |
|          |       zext_ln106_fu_479       |    0    |    0    |    0    |
|          |      zext_ln130_3_fu_482      |    0    |    0    |    0    |
|          |      zext_ln106_4_fu_491      |    0    |    0    |    0    |
|          |      zext_ln130_4_fu_494      |    0    |    0    |    0    |
|          |       zext_ln130_fu_502       |    0    |    0    |    0    |
|          |       zext_ln210_fu_540       |    0    |    0    |    0    |
|          |      zext_ln210_1_fu_544      |    0    |    0    |    0    |
|          |       zext_ln105_fu_613       |    0    |    0    |    0    |
|          |       zext_ln211_fu_729       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln206_fu_261      |    0    |    0    |    0    |
|          |      trunc_ln206_1_fu_265     |    0    |    0    |    0    |
|          |           al_fu_336           |    0    |    0    |    0    |
|          |           bl_fu_340           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_384      |    0    |    0    |    0    |
|   trunc  |      trunc_ln106_7_fu_388     |    0    |    0    |    0    |
|          |      trunc_ln106_8_fu_392     |    0    |    0    |    0    |
|          |      trunc_ln106_9_fu_396     |    0    |    0    |    0    |
|          |       trunc_ln125_fu_475      |    0    |    0    |    0    |
|          |       trunc_ln105_fu_512      |    0    |    0    |    0    |
|          |      trunc_ln105_3_fu_700     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      lshr_ln178_1_fu_269      |    0    |    0    |    0    |
|          |           ah_fu_344           |    0    |    0    |    0    |
|          |           bh_fu_354           |    0    |    0    |    0    |
|          |          tmp_s_fu_400         |    0    |    0    |    0    |
|partselect|         tmp_10_fu_410         |    0    |    0    |    0    |
|          |      trunc_ln106_5_fu_420     |    0    |    0    |    0    |
|          |         tmp_11_fu_430         |    0    |    0    |    0    |
|          |          tmp_9_fu_465         |    0    |    0    |    0    |
|          |         tmp_12_fu_516         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         and_ln1_fu_526        |    0    |    0    |    0    |
|          |       and_ln210_1_fu_533      |    0    |    0    |    0    |
|bitconcatenate|       shl_ln125_1_fu_562      |    0    |    0    |    0    |
|          |         tempReg_fu_569        |    0    |    0    |    0    |
|          |       xor_ln105_s_fu_703      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_605         |    0    |    0    |    0    |
| bitselect|         tmp_14_fu_664         |    0    |    0    |    0    |
|          |        bit_sel4_fu_687        |    0    |    0    |    0    |
|          |         tmp_13_fu_716         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1750  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln130_3_reg_920 |   33   |
|      ah_reg_835     |   32   |
|      al_reg_825     |   32   |
|      bh_reg_840     |   32   |
|      bl_reg_830     |   32   |
|  icmp_ln206_reg_794 |    1   |
|  icmp_ln207_reg_803 |    1   |
|     j_1_reg_787     |    4   |
|  mc_0_addr_reg_810  |    3   |
|  mc_1_addr_reg_815  |    3   |
|p503p1_1_addr_reg_820|    3   |
|     t_4_reg_763     |   64   |
|  tempReg_3_reg_941  |   64   |
|    tmp_10_reg_894   |   32   |
|    tmp_11_reg_904   |   32   |
|    tmp_12_reg_930   |    2   |
|    tmp_14_reg_950   |    1   |
|    tmp_9_reg_909    |    2   |
|    tmp_s_reg_889    |   32   |
| trunc_ln105_reg_925 |   32   |
|trunc_ln106_5_reg_899|   32   |
|trunc_ln106_7_reg_874|   32   |
|trunc_ln106_8_reg_879|   32   |
|trunc_ln106_9_reg_884|   32   |
| trunc_ln106_reg_869 |   32   |
| trunc_ln125_reg_914 |   32   |
|trunc_ln206_1_reg_798|    1   |
|      u_reg_771      |   64   |
|      v_reg_779      |   64   |
|  xor_ln210_reg_935  |   64   |
| zext_ln105_3_reg_845|   64   |
| zext_ln105_4_reg_857|   64   |
|  zext_ln110_reg_851 |   64   |
|  zext_ln112_reg_863 |   64   |
+---------------------+--------+
|        Total        |  1078  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_183 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_189 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_202 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_208    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_208    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_212    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_212    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_216    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_216    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_220    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_220    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  17.468 ||    0    ||    99   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1750  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    0   |   99   |
|  Register |    -   |    -   |  1078  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   17   |  1738  |  1849  |
+-----------+--------+--------+--------+--------+
