$date
	Tue Nov 19 21:23:49 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 1 ! p_sup $end
$var wire 1 " p_inf $end
$var wire 4 # p_cnt [3:0] $end
$var reg 1 $ p_clk $end
$var reg 4 % p_data [3:0] $end
$var reg 1 & p_dir $end
$var reg 1 ' p_load $end
$var reg 1 ( p_rst $end
$scope module cnt $end
$var wire 1 $ clk $end
$var wire 4 ) data [3:0] $end
$var wire 1 & dir $end
$var wire 1 ' load $end
$var wire 1 ( rst_n $end
$var reg 4 * count [3:0] $end
$var reg 1 " inf $end
$var reg 1 ! sup $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
0(
0'
0&
bx %
0$
bx #
x"
x!
$end
#50
0"
0!
b0 #
b0 *
1$
#100
0$
#120
1(
#150
b1 #
b1 *
1$
#200
0$
#250
b10 #
b10 *
1$
#300
0$
#350
b11 #
b11 *
1$
#400
0$
#450
b100 #
b100 *
1$
#500
0$
#550
b101 #
b101 *
1$
#600
0$
#650
b110 #
b110 *
1$
#700
0$
#750
b111 #
b111 *
1$
#800
0$
#850
b1000 #
b1000 *
1$
#900
0$
#950
b1001 #
b1001 *
1$
#1000
0$
#1050
b0 #
b0 *
1!
1$
#1100
0$
#1150
b1 #
b1 *
0!
1$
#1200
0$
b1001 %
b1001 )
#1250
b10 #
b10 *
1$
#1300
0$
#1350
b11 #
b11 *
1$
#1380
1'
#1400
0$
#1450
b100 #
b100 *
1$
#1500
0$
#1550
b101 #
b101 *
1$
#1560
0'
#1600
0$
#1610
bz %
bz )
#1650
b110 #
b110 *
1$
#1700
0$
#1730
1&
#1750
b101 #
b101 *
1$
#1800
0$
#1850
b100 #
b100 *
1$
#1900
0$
#1950
b11 #
b11 *
1$
#2000
0$
#2050
b10 #
b10 *
1$
#2100
0$
#2150
b1 #
b1 *
1$
#2200
0$
#2250
b0 #
b0 *
1$
#2300
0$
#2350
1"
b1001 #
b1001 *
1$
#2400
0$
#2450
0"
b1000 #
b1000 *
1$
#2500
0$
#2550
b111 #
b111 *
1$
#2600
0$
#2650
b110 #
b110 *
1$
#2700
0$
#2750
b101 #
b101 *
1$
#2800
0$
#2850
b100 #
b100 *
1$
#2900
0$
#2950
b11 #
b11 *
1$
#3000
0$
