#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May  6 09:09:10 2018
# Process ID: 6536
# Current directory: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6236 C:\Users\Jeremie\Dropbox\Master\Cours\Semestre2\LPSC\Labo\mandelbrot_pipeline\mandelbrot_pipeline.xpr
# Log file: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/vivado.log
# Journal file: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 792.910 ; gain = 91.352
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sun May  6 09:12:27 2018] Launched synth_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sun May  6 09:29:31 2018] Launched synth_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Sun May  6 09:30:32 2018] Launched impl_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/ClkSys100MhzxC' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/.Xil/Vivado-12516-MACCHI/dcp3/clk_vga_hdmi_1024x600.edf:322]
Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6536-MACCHI/dcp6/mse_mandelbrot_board.xdc]
Finished Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6536-MACCHI/dcp6/mse_mandelbrot_board.xdc]
Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6536-MACCHI/dcp6/mse_mandelbrot_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1804.289 ; gain = 584.871
Finished Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6536-MACCHI/dcp6/mse_mandelbrot_early.xdc]
Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6536-MACCHI/dcp6/mse_mandelbrot.xdc]
Finished Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6536-MACCHI/dcp6/mse_mandelbrot.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1807.855 ; gain = 3.566
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.436 . Memory (MB): peak = 1807.855 ; gain = 3.566
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1916.668 ; gain = 1051.895
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276A5A6A7B
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun May  6 09:35:48 2018] Launched impl_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/mse_mandelbrot.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.930 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/mse_mandelbrot.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.930 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276A5A6A7B
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/mse_mandelbrot.bit} [get_hw_devices xc7a200t_0]'
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276A5A6A7B
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/mse_mandelbrot.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.328 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation -simset sim_3
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mandelbrot_calculator_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj mandelbrot_calculator_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj mandelbrot_calculator_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator_tb
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:68]
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:101]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:126]
ERROR: [VRFC 10-91] rst_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:127]
ERROR: [VRFC 10-91] c_real_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:131]
ERROR: [VRFC 10-91] c_imaginary_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:132]
ERROR: [VRFC 10-91] rst_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:134]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:136]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:138]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:145]
ERROR: [VRFC 10-91] c_real_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:148]
ERROR: [VRFC 10-91] c_imaginary_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:149]
ERROR: [VRFC 10-91] rst_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:151]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:153]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:155]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:162]
ERROR: [VRFC 10-91] c_real_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:165]
ERROR: [VRFC 10-91] c_imaginary_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:166]
ERROR: [VRFC 10-91] rst_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:168]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.227 ; gain = 3.328
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset sim_3
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mandelbrot_calculator_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj mandelbrot_calculator_tb_vlog.prj"
"xvhdl --incr --relax -prj mandelbrot_calculator_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator_tb
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:68]
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:101]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:126]
ERROR: [VRFC 10-91] rst_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:127]
ERROR: [VRFC 10-91] c_real_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:131]
ERROR: [VRFC 10-91] c_imaginary_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:132]
ERROR: [VRFC 10-91] rst_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:134]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:136]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:138]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:145]
ERROR: [VRFC 10-91] c_real_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:148]
ERROR: [VRFC 10-91] c_imaginary_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:149]
ERROR: [VRFC 10-91] rst_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:151]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:153]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:155]
ERROR: [VRFC 10-91] start_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:162]
ERROR: [VRFC 10-91] c_real_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:165]
ERROR: [VRFC 10-91] c_imaginary_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:166]
ERROR: [VRFC 10-91] rst_sti is not declared [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:168]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset sim_3
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mandelbrot_calculator_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj mandelbrot_calculator_tb_vlog.prj"
"xvhdl --incr --relax -prj mandelbrot_calculator_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator_tb
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:100]
ERROR: [VRFC 10-2666] formal port x_screen_i has no actual or default value [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:95]
ERROR: [VRFC 10-1504] unit testbench ignored due to previous errors [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:42]
INFO: [VRFC 10-240] VHDL file C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset sim_3
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mandelbrot_calculator_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj mandelbrot_calculator_tb_vlog.prj"
"xvhdl --incr --relax -prj mandelbrot_calculator_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator_tb
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:102]
ERROR: [VRFC 10-2666] formal port x_screen_i has no actual or default value [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:96]
ERROR: [VRFC 10-1504] unit testbench ignored due to previous errors [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:43]
INFO: [VRFC 10-240] VHDL file C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset sim_3
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mandelbrot_calculator_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj mandelbrot_calculator_tb_vlog.prj"
"xvhdl --incr --relax -prj mandelbrot_calculator_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator_tb
ERROR: [VRFC 10-2666] formal port clk has no actual or default value [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:96]
ERROR: [VRFC 10-1412] syntax error near port [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:103]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:114]
ERROR: [VRFC 10-1504] unit testbench ignored due to previous errors [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:43]
INFO: [VRFC 10-240] VHDL file C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset sim_3
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mandelbrot_calculator_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj mandelbrot_calculator_tb_vlog.prj"
"xvhdl --incr --relax -prj mandelbrot_calculator_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator_tb
ERROR: [VRFC 10-2666] formal port x_screen_i has no actual or default value [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:96]
ERROR: [VRFC 10-1504] unit testbench ignored due to previous errors [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:43]
INFO: [VRFC 10-240] VHDL file C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset sim_3
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mandelbrot_calculator_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj mandelbrot_calculator_tb_vlog.prj"
"xvhdl --incr --relax -prj mandelbrot_calculator_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator_tb
ERROR: [VRFC 10-2666] formal port x_screen_i has no actual or default value [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:94]
ERROR: [VRFC 10-1504] unit testbench ignored due to previous errors [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd:43]
INFO: [VRFC 10-240] VHDL file C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset sim_3
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mandelbrot_calculator_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj mandelbrot_calculator_tb_vlog.prj"
"xvhdl --incr --relax -prj mandelbrot_calculator_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5a744192a43b4894947371395aa4505f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mandelbrot_calculator_tb_behav xil_defaultlib.mandelbrot_calculator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.glbl
Compiling architecture calculator of entity xil_defaultlib.mandelbrot_calculator [mandelbrot_calculator_default]
Compiling architecture testbench of entity xil_defaultlib.mandelbrot_calculator_tb
Built simulation snapshot mandelbrot_calculator_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xsim.dir/mandelbrot_calculator_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim/xsim.dir/mandelbrot_calculator_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May  6 10:08:54 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May  6 10:08:54 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2673.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mandelbrot_calculator_tb_behav -key {Behavioral:sim_3:Functional:mandelbrot_calculator_tb} -tclbatch {mandelbrot_calculator_tb.tcl} -view {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/mse_mandelbrot_no_bram/mandelbrot_calculator_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/mse_mandelbrot_no_bram/mandelbrot_calculator_tb_behav.wcfg
source mandelbrot_calculator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mandelbrot_calculator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2718.578 ; gain = 45.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2722.027 ; gain = 0.000
launch_simulation -simset sim_3
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mandelbrot_calculator_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj mandelbrot_calculator_tb_vlog.prj"
"xvhdl --incr --relax -prj mandelbrot_calculator_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5a744192a43b4894947371395aa4505f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mandelbrot_calculator_tb_behav xil_defaultlib.mandelbrot_calculator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.glbl
Compiling architecture calculator of entity xil_defaultlib.mandelbrot_calculator [mandelbrot_calculator_default]
Compiling architecture testbench of entity xil_defaultlib.mandelbrot_calculator_tb
Built simulation snapshot mandelbrot_calculator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mandelbrot_calculator_tb_behav -key {Behavioral:sim_3:Functional:mandelbrot_calculator_tb} -tclbatch {mandelbrot_calculator_tb.tcl} -view {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/mse_mandelbrot_no_bram/mandelbrot_calculator_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sim_3/imports/Labo/mse_mandelbrot_no_bram/mandelbrot_calculator_tb_behav.wcfg
source mandelbrot_calculator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mandelbrot_calculator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2722.027 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2

launch_runs synth_2 -jobs 4
[Sun May  6 10:17:20 2018] Launched synth_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Sun May  6 10:18:29 2018] Launched impl_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun May  6 10:21:25 2018] Launched impl_2...
Run output will be captured here: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/impl_2/mse_mandelbrot.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2722.027 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/ram_dual_port/ram_dual_port.dcp' for cell 'ram_dual_portxB.ram_dual_portxI'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.dcp' for cell 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI'
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/ClkSys100MhzxC' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/.Xil/Vivado-6536-MACCHI/dcp12/clk_vga_hdmi_1024x600.edf:322]
Parsing XDC File [c:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600_board.xdc] for cell 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst'
Finished Parsing XDC File [c:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600_board.xdc] for cell 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst'
Parsing XDC File [c:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc] for cell 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc:57]
Finished Parsing XDC File [c:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600.xdc] for cell 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst'
Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/constrs_1/imports/constr/Nexys-Video-Master.xdc]
Finished Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/constrs_1/imports/constr/Nexys-Video-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May  6 10:24:06 2018
| Host         : MACCHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary
| Design       : mse_mandelbrot
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.781        0.000                      0                 5385        0.091        0.000                      0                 5385        1.747        0.000                       0                   505  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                 ------------         ----------      --------------
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC  {0.000 5.000}        10.000          100.000         
  ClkHdmixC_clk_vga_hdmi_1024x600                                     {0.000 1.951}        3.902           256.250         
  ClkVgaxC_clk_vga_hdmi_1024x600                                      {0.000 9.756}        19.512          51.250          
  clkfbout_clk_vga_hdmi_1024x600                                      {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixC_clk_vga_hdmi_1024x600                                                                                                                                                                                       1.747        0.000                       0                    10  
  ClkVgaxC_clk_vga_hdmi_1024x600                                            8.100        0.000                      0                 2399        0.149        0.000                      0                 2399        9.256        0.000                       0                   226  
  clkfbout_clk_vga_hdmi_1024x600                                                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                 3.781        0.000                      0                 2932        0.091        0.000                      0                 2932        4.500        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.461        0.000                      0                   54        0.693        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
  To Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixC_clk_vga_hdmi_1024x600
  To Clock:  ClkHdmixC_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 1.951 }
Period(ns):         3.902
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.902       1.747                HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.902       209.458              HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxC_clk_vga_hdmi_1024x600
  To Clock:  ClkVgaxC_clk_vga_hdmi_1024x600

Setup :            0  Failing Endpoints,  Worst Slack        8.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        11.214ns  (logic 4.760ns (42.448%)  route 6.454ns (57.552%))
  Logic Levels:           10  (LUT4=2 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.655ns = ( 20.167 - 19.512 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, unplaced)         0.584     0.584    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.896 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
                         BUFG (Prop_bufg_I_O)         0.096     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=224, unplaced)       0.800     0.800    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
                         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.672 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.737    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/CASCADEINB
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.162 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, unplaced)         0.800     4.961    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_20[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     5.085    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.330 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.452     5.782    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.298     6.080 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=5, unplaced)         0.930     7.010    HdmixI/VgaxI/VgaControlerxI/doutb[5]
                         LUT4 (Prop_lut4_I0_O)        0.150     7.160 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_2/O
                         net (fo=1, unplaced)         0.902     8.062    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.186 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, unplaced)        0.988     9.174    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.298 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_9/O
                         net (fo=11, unplaced)        0.948    10.246    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_1
                         LUT4 (Prop_lut4_I1_O)        0.150    10.396 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_13/O
                         net (fo=3, unplaced)         0.920    11.316    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.124    11.440 r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_8__0/O
                         net (fo=1, unplaced)         0.449    11.889    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[2]_1
                         LUT6 (Prop_lut6_I5_O)        0.124    12.013 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_2/O
                         net (fo=1, unplaced)         0.000    12.013    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[3]
                         FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
                         BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, unplaced)         0.439    19.951    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290    18.661 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
                         BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=224, unplaced)       0.655    20.167    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
                         FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
                         clock pessimism              0.000    20.167    
                         clock uncertainty           -0.082    20.085    
                         FDRE (Setup_fdre_C_D)        0.029    20.114    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         20.114    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  8.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.242ns (62.874%)  route 0.143ns (37.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, unplaced)         0.114     0.114    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477    -0.363 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
                         BUFG (Prop_bufg_I_O)         0.026     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=224, unplaced)       0.210     0.210    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
                         FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.351 f  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.494    HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[0]
                         LUT1 (Prop_lut1_I0_O)        0.101     0.595 r  HdmixI/VgaxI/VgaControlerxI/HCountxD[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.595    HdmixI/VgaxI/VgaControlerxI/HCountxD[0]
                         FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, unplaced)         0.259     0.259    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643    -0.384 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
                         BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=224, unplaced)       0.355     0.355    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
                         FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                         clock pessimism              0.000     0.355    
                         FDCE (Hold_fdce_C_D)         0.091     0.446    HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.446    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 9.756 }
Period(ns):         19.512
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620               ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.512      193.848              HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.756       9.256                ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.756       9.256                ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x600
  To Clock:  clkfbout_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.178ns (21.053%)  route 4.417ns (78.947%))
  Logic Levels:           6  (LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.275    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.584     2.955    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         DSP48E1                                      r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     3.389 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/P[2]
                         net (fo=1, unplaced)         0.800     4.189    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0_n_103
                         LUT5 (Prop_lut5_I4_O)        0.124     4.313 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_17/O
                         net (fo=1, unplaced)         0.449     4.762    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.886 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_13/O
                         net (fo=1, unplaced)         0.902     5.788    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_13_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.912 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_12/O
                         net (fo=5, unplaced)         0.477     6.389    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]_1
                         LUT1 (Prop_lut1_I0_O)        0.124     6.513 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_1/O
                         net (fo=36, unplaced)        0.523     7.036    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/wea[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     7.160 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, unplaced)         0.467     7.627    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
                         LUT3 (Prop_lut3_I1_O)        0.124     7.751 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, unplaced)         0.800     8.550    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
                         RAMB18E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    12.164    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.439    12.694    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                         RAMB18E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.115    12.810    
                         clock uncertainty           -0.035    12.774    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.331    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  3.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.492%)  route 0.337ns (70.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.580    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.114     0.720    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.861 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/Q
                         net (fo=27, unplaced)        0.337     1.198    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
                         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.786    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.259     1.074    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.209     0.865    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242     1.107    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108                ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500                ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500                ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.751ns (38.513%)  route 1.199ns (61.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.275    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.584     2.955    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.411 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, unplaced)         0.339     3.750    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
                         LUT2 (Prop_lut2_I1_O)        0.295     4.045 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, unplaced)        0.860     4.905    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
                         FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    12.164    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.439    12.694    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/C
                         clock pessimism              0.115    12.810    
                         clock uncertainty           -0.035    12.774    
                         FDCE (Recov_fdce_C_CLR)     -0.409    12.365    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  7.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.239ns (32.106%)  route 0.505ns (67.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.580    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.114     0.720    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.861 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, unplaced)         0.143     1.004    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
                         LUT2 (Prop_lut2_I1_O)        0.098     1.102 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, unplaced)        0.363     1.465    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
                         FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.786    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.259     1.074    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/C
                         clock pessimism             -0.209     0.865    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.771    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.693    





report_timing_summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May  6 10:24:57 2018
| Host         : MACCHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary
| Design       : mse_mandelbrot
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.781        0.000                      0                 5385        0.091        0.000                      0                 5385        1.747        0.000                       0                   505  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                 ------------         ----------      --------------
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC  {0.000 5.000}        10.000          100.000         
  ClkHdmixC_clk_vga_hdmi_1024x600                                     {0.000 1.951}        3.902           256.250         
  ClkVgaxC_clk_vga_hdmi_1024x600                                      {0.000 9.756}        19.512          51.250          
  clkfbout_clk_vga_hdmi_1024x600                                      {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixC_clk_vga_hdmi_1024x600                                                                                                                                                                                       1.747        0.000                       0                    10  
  ClkVgaxC_clk_vga_hdmi_1024x600                                            8.100        0.000                      0                 2399        0.149        0.000                      0                 2399        9.256        0.000                       0                   226  
  clkfbout_clk_vga_hdmi_1024x600                                                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                 3.781        0.000                      0                 2932        0.091        0.000                      0                 2932        4.500        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.461        0.000                      0                   54        0.693        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
  To Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixC_clk_vga_hdmi_1024x600
  To Clock:  ClkHdmixC_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 1.951 }
Period(ns):         3.902
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.902       1.747                HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.902       209.458              HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxC_clk_vga_hdmi_1024x600
  To Clock:  ClkVgaxC_clk_vga_hdmi_1024x600

Setup :            0  Failing Endpoints,  Worst Slack        8.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        11.214ns  (logic 4.760ns (42.448%)  route 6.454ns (57.552%))
  Logic Levels:           10  (LUT4=2 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.655ns = ( 20.167 - 19.512 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, unplaced)         0.584     0.584    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -0.896 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
                         BUFG (Prop_bufg_I_O)         0.096     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=224, unplaced)       0.800     0.800    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
                         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.672 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.737    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/CASCADEINB
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.162 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, unplaced)         0.800     4.961    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_20[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     5.085    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.330 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.452     5.782    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.298     6.080 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=5, unplaced)         0.930     7.010    HdmixI/VgaxI/VgaControlerxI/doutb[5]
                         LUT4 (Prop_lut4_I0_O)        0.150     7.160 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_2/O
                         net (fo=1, unplaced)         0.902     8.062    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.186 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, unplaced)        0.988     9.174    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.298 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_9/O
                         net (fo=11, unplaced)        0.948    10.246    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_1
                         LUT4 (Prop_lut4_I1_O)        0.150    10.396 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_13/O
                         net (fo=3, unplaced)         0.920    11.316    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.124    11.440 r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_8__0/O
                         net (fo=1, unplaced)         0.449    11.889    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[2]_1
                         LUT6 (Prop_lut6_I5_O)        0.124    12.013 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_2/O
                         net (fo=1, unplaced)         0.000    12.013    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[3]
                         FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
                         BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, unplaced)         0.439    19.951    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290    18.661 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
                         BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=224, unplaced)       0.655    20.167    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
                         FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
                         clock pessimism              0.000    20.167    
                         clock uncertainty           -0.082    20.085    
                         FDRE (Setup_fdre_C_D)        0.029    20.114    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         20.114    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  8.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.242ns (62.874%)  route 0.143ns (37.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, unplaced)         0.114     0.114    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477    -0.363 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
                         BUFG (Prop_bufg_I_O)         0.026     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=224, unplaced)       0.210     0.210    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
                         FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.351 f  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.494    HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[0]
                         LUT1 (Prop_lut1_I0_O)        0.101     0.595 r  HdmixI/VgaxI/VgaControlerxI/HCountxD[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.595    HdmixI/VgaxI/VgaControlerxI/HCountxD[0]
                         FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, unplaced)         0.259     0.259    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643    -0.384 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
                         BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=224, unplaced)       0.355     0.355    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
                         FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                         clock pessimism              0.000     0.355    
                         FDCE (Hold_fdce_C_D)         0.091     0.446    HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.446    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 9.756 }
Period(ns):         19.512
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620               ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.512      193.848              HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.756       9.256                ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.756       9.256                ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x600
  To Clock:  clkfbout_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.178ns (21.053%)  route 4.417ns (78.947%))
  Logic Levels:           6  (LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.275    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.584     2.955    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         DSP48E1                                      r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     3.389 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/P[2]
                         net (fo=1, unplaced)         0.800     4.189    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0_n_103
                         LUT5 (Prop_lut5_I4_O)        0.124     4.313 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_17/O
                         net (fo=1, unplaced)         0.449     4.762    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.886 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_13/O
                         net (fo=1, unplaced)         0.902     5.788    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_13_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.912 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_12/O
                         net (fo=5, unplaced)         0.477     6.389    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]_1
                         LUT1 (Prop_lut1_I0_O)        0.124     6.513 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_1/O
                         net (fo=36, unplaced)        0.523     7.036    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/wea[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     7.160 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, unplaced)         0.467     7.627    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
                         LUT3 (Prop_lut3_I1_O)        0.124     7.751 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, unplaced)         0.800     8.550    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
                         RAMB18E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    12.164    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.439    12.694    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                         RAMB18E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.115    12.810    
                         clock uncertainty           -0.035    12.774    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.331    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  3.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.492%)  route 0.337ns (70.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.580    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.114     0.720    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.861 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/Q
                         net (fo=27, unplaced)        0.337     1.198    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
                         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.786    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.259     1.074    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.209     0.865    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242     1.107    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108                ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500                ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500                ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.751ns (38.513%)  route 1.199ns (61.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.275    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.584     2.955    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.411 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, unplaced)         0.339     3.750    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
                         LUT2 (Prop_lut2_I1_O)        0.295     4.045 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, unplaced)        0.860     4.905    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
                         FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    12.164    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.439    12.694    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/C
                         clock pessimism              0.115    12.810    
                         clock uncertainty           -0.035    12.774    
                         FDCE (Recov_fdce_C_CLR)     -0.409    12.365    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  7.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.239ns (32.106%)  route 0.505ns (67.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.580    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.114     0.720    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.861 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, unplaced)         0.143     1.004    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
                         LUT2 (Prop_lut2_I1_O)        0.098     1.102 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, unplaced)        0.363     1.465    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
                         FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.786    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.259     1.074    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/C
                         clock pessimism             -0.209     0.865    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.771    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.693    





report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May  6 10:27:30 2018
| Host         : MACCHI running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : mse_mandelbrot
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.178ns (21.053%)  route 4.417ns (78.947%))
  Logic Levels:           6  (LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.275    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.584     2.955    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         DSP48E1                                      r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     3.389 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/P[2]
                         net (fo=1, unplaced)         0.800     4.189    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0_n_103
                         LUT5 (Prop_lut5_I4_O)        0.124     4.313 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_17/O
                         net (fo=1, unplaced)         0.449     4.762    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.886 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_13/O
                         net (fo=1, unplaced)         0.902     5.788    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_13_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.912 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_12/O
                         net (fo=5, unplaced)         0.477     6.389    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]_1
                         LUT1 (Prop_lut1_I0_O)        0.124     6.513 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_1/O
                         net (fo=36, unplaced)        0.523     7.036    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/wea[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     7.160 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, unplaced)         0.467     7.627    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
                         LUT3 (Prop_lut3_I1_O)        0.124     7.751 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, unplaced)         0.800     8.550    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
                         RAMB18E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    12.164    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.439    12.694    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                         RAMB18E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.115    12.810    
                         clock uncertainty           -0.035    12.774    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.331    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  3.781    




report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May  6 10:27:50 2018
| Host         : MACCHI running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : mse_mandelbrot
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.178ns (21.053%)  route 4.417ns (78.947%))
  Logic Levels:           6  (LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.275    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.584     2.955    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
                         DSP48E1                                      r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     3.389 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0/P[2]
                         net (fo=1, unplaced)         0.800     4.189    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_add_imaginary2_s0_n_103
                         LUT5 (Prop_lut5_I4_O)        0.124     4.313 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_17/O
                         net (fo=1, unplaced)         0.449     4.762    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.886 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_13/O
                         net (fo=1, unplaced)         0.902     5.788    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_13_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.912 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_12/O
                         net (fo=5, unplaced)         0.477     6.389    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]_1
                         LUT1 (Prop_lut1_I0_O)        0.124     6.513 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/ram_dual_portxB.ram_dual_portxI_i_1/O
                         net (fo=36, unplaced)        0.523     7.036    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/wea[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     7.160 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, unplaced)         0.467     7.627    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
                         LUT3 (Prop_lut3_I1_O)        0.124     7.751 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, unplaced)         0.800     8.550    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
                         RAMB18E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    12.164    ClkSys100MhzxC_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, unplaced)       0.439    12.694    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                         RAMB18E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.115    12.810    
                         clock uncertainty           -0.035    12.774    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.331    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  3.781    




