// Seed: 134720863
module module_0 (
    input uwire id_0,
    output supply1 id_1[1 : 1],
    input tri0 id_2,
    output tri0 id_3,
    output wor id_4,
    output supply0 id_5
    , id_7
);
  assign id_1 = 1'o0;
endmodule
module module_1 (
    input wor id_0
    , id_6,
    output wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    inout tri0 id_4
);
  tri  id_7;
  wire id_8;
  assign id_4 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire id_9, id_10;
  assign id_4 = id_4 - 1;
  assign id_7 = 1;
  logic id_11;
endmodule
