INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/AddFP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddFP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/HexTo7Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexTo7Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/MulFP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulFP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
WARNING: [VRFC 10-3248] data object 'isMul' is already declared [C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/arm.v:38]
WARNING: [VRFC 10-9364] second declaration of 'isMul' is ignored [C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/arm.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/clock_divider2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/condcheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/flop2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop2c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/flopr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/hFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/hex_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/mainfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/mux_s_tamaño1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxs1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
