5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate4.vcd -o generate4.cdd -v generate4.v
3 0 $root $root NA 0 0 1
3 0 main main generate4.v 1 27 1
2 1 22 e0011 1 0 20004 0 0 1 4 0
2 2 22 1000a 0 1 400 0 0 U[3].bar.x
2 3 22 10011 1 37 1006 1 2
2 4 23 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 23 10003 2 2c 12000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 24 e0011 1 0 20008 0 0 1 4 1
2 7 24 1000a 0 1 400 0 0 U[3].bar.x
2 8 24 10011 1 37 a 6 7
4 8 0 0
4 5 8 0
4 3 5 5
3 1 main.U[0] main.U[0] generate4.v 7 9 1
1 i 3 1880007 1 0 31 0 32 1 0 0 0 0 0 0 0 0
3 0 foo main.U[0].bar generate4.v 31 35 1
1 x 33 830004 1 0 0 0 1 1 2
3 1 main.U[1] main.U[1] generate4.v 7 9 1
1 i 3 1880007 1 0 31 0 32 1 101 0 0 0 0 0 0 0
3 0 foo main.U[1].bar generate4.v 31 35 1
1 x 33 830004 1 0 0 0 1 1 2
3 1 main.U[2] main.U[2] generate4.v 7 9 1
1 i 3 1880007 1 0 31 0 32 1 1304 0 0 0 0 0 0 0
3 0 foo main.U[2].bar generate4.v 31 35 1
1 x 33 830004 1 0 0 0 1 1 2
3 1 main.U[3] main.U[3] generate4.v 7 9 1
1 i 3 1880007 1 0 31 0 32 1 1305 0 0 0 0 0 0 0
3 0 foo main.U[3].bar generate4.v 31 35 1
1 x 33 830004 1 0 0 0 1 1 102
