
*** Running vivado
    with args -log kontrolcu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kontrolcu.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kontrolcu.tcl -notrace
Command: synth_design -top kontrolcu -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 362.898 ; gain = 101.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kontrolcu' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/kontrolcu.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/uart.v:2]
INFO: [Synth 8-6155] done synthesizing module 'uart' (1#1) [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/uart.v:2]
INFO: [Synth 8-6157] synthesizing module 'ekran' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/ekran.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/ekran.v:65]
INFO: [Synth 8-6155] done synthesizing module 'ekran' (2#1) [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/ekran.v:2]
INFO: [Synth 8-6157] synthesizing module 'karekok' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/karekok.v:2]
INFO: [Synth 8-6155] done synthesizing module 'karekok' (3#1) [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/karekok.v:2]
INFO: [Synth 8-6157] synthesizing module 'sin' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/sin.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sin' (4#1) [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/sin.v:2]
WARNING: [Synth 8-689] width (4) of port connection 'sonuc' does not match port width (32) of module 'sin' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/kontrolcu.v:26]
WARNING: [Synth 8-689] width (4) of port connection 'sonuc1' does not match port width (32) of module 'sin' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/kontrolcu.v:26]
WARNING: [Synth 8-689] width (4) of port connection 'sonuc2' does not match port width (32) of module 'sin' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/kontrolcu.v:26]
INFO: [Synth 8-6157] synthesizing module 'cos' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cos' (5#1) [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v:2]
WARNING: [Synth 8-689] width (4) of port connection 'sonuc' does not match port width (32) of module 'cos' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/kontrolcu.v:30]
WARNING: [Synth 8-689] width (4) of port connection 'sonuc1' does not match port width (32) of module 'cos' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/kontrolcu.v:30]
WARNING: [Synth 8-689] width (4) of port connection 'sonuc2' does not match port width (32) of module 'cos' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/kontrolcu.v:30]
INFO: [Synth 8-6157] synthesizing module 'asal_sayi' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/asal_sayi.v:2]
INFO: [Synth 8-6155] done synthesizing module 'asal_sayi' (6#1) [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/asal_sayi.v:2]
INFO: [Synth 8-6155] done synthesizing module 'kontrolcu' (7#1) [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/kontrolcu.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 663.105 ; gain = 401.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 663.105 ; gain = 401.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 663.105 ; gain = 401.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kontrolcu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kontrolcu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 831.926 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 831.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 831.930 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 831.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 831.930 ; gain = 570.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 831.930 ; gain = 570.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 831.930 ; gain = 570.684
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "durum" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "yenidenOkuma" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'durum_reg' in module 'ekran'
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "durum" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "durum" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "durum" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sonuc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sonuc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sonuc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/kontrolcu.v:43]
INFO: [Synth 8-5544] ROM "sayi0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'durum_reg' using encoding 'sequential' in module 'ekran'
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/ekran.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc_reg' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/sin.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc1_reg' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/sin.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc2_reg' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/sin.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc_reg' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc1_reg' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'sonuc2_reg' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 831.930 ; gain = 570.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |asal_sayi__GB0 |           1|     20844|
|2     |asal_sayi__GB1 |           1|      5395|
|3     |asal_sayi__GB2 |           1|      7338|
|4     |asal_sayi__GB3 |           1|      8059|
|5     |asal_sayi__GB4 |           1|     11528|
|6     |asal_sayi__GB5 |           1|     16057|
|7     |asal_sayi__GB6 |           1|     20087|
|8     |asal_sayi__GB7 |           1|     23375|
|9     |kontrolcu__GC0 |           1|     22906|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 7     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  90 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	  91 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	  37 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	  54 Input     32 Bit        Muxes := 1     
	  38 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	  91 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	  91 Input      2 Bit        Muxes := 1     
	  55 Input      2 Bit        Muxes := 1     
	  38 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1046  
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	  91 Input      1 Bit        Muxes := 2     
	  90 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module kontrolcu 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module asal_sayi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1018  
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module ekran 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
Module karekok 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 7     
	   2 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
Module sin 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	  90 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	  91 Input     32 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	  91 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  91 Input      1 Bit        Muxes := 2     
Module cos 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	  90 Input     32 Bit        Muxes := 2     
	  37 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	  54 Input     32 Bit        Muxes := 1     
	  38 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	  91 Input      2 Bit        Muxes := 1     
	  55 Input      2 Bit        Muxes := 1     
	  38 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  90 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sonuc" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sonuc18, operation Mode is: (A:0x2710)*B.
DSP Report: operator sonuc18 is absorbed into DSP sonuc18.
INFO: [Synth 8-5546] ROM "sonuc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sonuc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[1]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[4]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[5]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[6]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[7]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[8]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[9]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[10]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[11]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[12]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[13]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[14]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[15]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[16]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[17]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[18]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[19]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[20]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[21]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[22]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[23]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[24]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[25]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[26]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[27]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[28]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[29]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[30]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[31]' (LDC) to 'sin/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'cos/sonuc_reg[1]' (LDC) to 'cos/sonuc_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin/sonuc_reg[2]' (LDC) to 'sin/sonuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'cos/sonuc_reg[2]' (LDC) to 'cos/sonuc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sin/\sonuc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cos/\sonuc_reg[3] )
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[3]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[31]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[30]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[29]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[28]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[27]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[26]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[25]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[24]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[23]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[22]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[21]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[20]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[19]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[18]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[17]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[16]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[15]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[14]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[13]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[12]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[11]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[10]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[9]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[8]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[7]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[6]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[5]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[4]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[31]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[30]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[29]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[28]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[27]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[26]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[25]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[24]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[23]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[22]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[21]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[20]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[19]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[18]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[17]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[16]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[15]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[14]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[13]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[12]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[11]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[10]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[9]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[8]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[7]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[6]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[5]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc2_reg[4]) is unused and will be removed from module sin.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[31]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[30]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[29]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[28]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[27]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[26]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[25]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[24]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[23]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[22]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[21]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[20]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[19]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[18]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[17]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[16]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[15]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[14]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[13]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[12]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[11]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[10]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[9]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[8]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[7]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[6]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[5]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[4]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc_reg[3]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[31]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[30]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[29]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[28]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[27]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[26]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[25]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[24]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[23]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[22]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[21]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[20]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[19]) is unused and will be removed from module cos.
WARNING: [Synth 8-3332] Sequential element (sonuc1_reg[18]) is unused and will be removed from module cos.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:51 . Memory (MB): peak = 831.930 ; gain = 570.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sin         | p_0_out    | 128x4         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|karekok     | (A:0x2710)*B | 9      | 14     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |asal_sayi__GB0 |           1|      3759|
|2     |asal_sayi__GB1 |           1|       384|
|3     |asal_sayi__GB2 |           1|       484|
|4     |asal_sayi__GB3 |           1|       211|
|5     |asal_sayi__GB4 |           1|       804|
|6     |asal_sayi__GB5 |           1|      2123|
|7     |asal_sayi__GB6 |           1|      3517|
|8     |asal_sayi__GB7 |           1|        89|
|9     |kontrolcu__GC0 |           1|     14751|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:02:03 . Memory (MB): peak = 833.285 ; gain = 572.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-350060.0/oG.CP 55.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:06:17 . Memory (MB): peak = 1251.898 ; gain = 990.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |kontrolcu_GT0 |           1|     21871|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:06:28 . Memory (MB): peak = 1251.898 ; gain = 990.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |kontrolcu_GT0 |           1|     12162|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop nokta_reg is being inverted and renamed to nokta_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:06:31 . Memory (MB): peak = 1251.898 ; gain = 990.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:06:32 . Memory (MB): peak = 1251.898 ; gain = 990.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:06:33 . Memory (MB): peak = 1251.898 ; gain = 990.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:52 ; elapsed = 00:06:34 . Memory (MB): peak = 1251.898 ; gain = 990.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:52 ; elapsed = 00:06:34 . Memory (MB): peak = 1251.898 ; gain = 990.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:52 ; elapsed = 00:06:34 . Memory (MB): peak = 1251.898 ; gain = 990.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |  2405|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |  1082|
|5     |LUT2      |  2848|
|6     |LUT3      |  4044|
|7     |LUT4      |   464|
|8     |LUT5      |   359|
|9     |LUT6      |   954|
|10    |MUXF7     |     9|
|11    |FDRE      |   116|
|12    |FDSE      |     1|
|13    |LD        |    11|
|14    |LDC       |    13|
|15    |LDCP      |     1|
|16    |IBUF      |     2|
|17    |OBUF      |    13|
+------+----------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        | 12324|
|2     |  sin     |sin     |    16|
|3     |  cos     |cos     |     9|
|4     |  ekran   |ekran   |    60|
|5     |  karekok |karekok |  2325|
|6     |  uart    |uart    |  4924|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:52 ; elapsed = 00:06:34 . Memory (MB): peak = 1251.898 ; gain = 990.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 107 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:43 ; elapsed = 00:06:26 . Memory (MB): peak = 1251.898 ; gain = 821.828
Synthesis Optimization Complete : Time (s): cpu = 00:02:52 ; elapsed = 00:06:34 . Memory (MB): peak = 1251.898 ; gain = 990.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2440 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1251.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LD => LDCE: 11 instances
  LDC => LDCE: 13 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:53 ; elapsed = 00:06:39 . Memory (MB): peak = 1251.898 ; gain = 998.980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1251.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1/kontrolcu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kontrolcu_utilization_synth.rpt -pb kontrolcu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 14 21:57:19 2022...
