set_max_delay 4.0 -from clk2 -rise_from core_clock -through pin* -rise_through pin1 -fall_through * -probe -reset_path
