

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-696590bb1fe7ab63d9f014972772172be3e945aa_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                  257 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    1 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    1 # Seperate_Write_Queue_Enable
-dram_write_queue_size           128:108:32 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 82a7156a255a744c28117fd80c7cce7f  /home/gpgpuskip/final/mat
Extracting PTX file and ptxas options    1: mat.1.sm_20.ptx -arch=sm_20

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/gpgpuskip/final/mat
self exe links to: /home/gpgpuskip/final/mat
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpgpuskip/final/mat
Running md5sum using "md5sum /home/gpgpuskip/final/mat "
self exe links to: /home/gpgpuskip/final/mat
Extracting specific PTX file named mat.1.sm_20.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MatAddPfS_S_ : hostFun 0x0x400eb0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mat.1.sm_20.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6MatAddPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mat.1.sm_20.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mat.1.sm_20.ptx
GPGPU-Sim PTX: Kernel '_Z6MatAddPfS_S_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdef7ef68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdef7ef60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdef7ef58..

GPGPU-Sim PTX: cudaLaunch for 0x0x400eb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z6MatAddPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (mat.1.sm_20.ptx:41) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e8 (mat.1.sm_20.ptx:60) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (mat.1.sm_20.ptx:42) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x080 (mat.1.sm_20.ptx:45) cvta.to.global.u64 %rd4, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MatAddPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MatAddPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z6MatAddPfS_S_' to stream 0, gridDim= (512,512,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6MatAddPfS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z6MatAddPfS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 52449
gpu_sim_insn = 7602176
gpu_ipc =     144.9442
gpu_tot_sim_cycle = 52449
gpu_tot_sim_insn = 7602176
gpu_tot_ipc =     144.9442
gpu_tot_issued_cta = 262144
gpu_occupancy = 49.6616% 
gpu_tot_occupancy = 49.6616% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      14.5757
partiton_level_parallism_total  =      14.5757
partiton_level_parallism_util =      14.6691
partiton_level_parallism_util_total  =      14.6691
L2_BW  =     559.7077 GB/Sec
L2_BW_total  =     559.7077 GB/Sec
gpu_total_sim_rate=63351

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 19638, Miss = 19269, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 19656, Miss = 19280, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 19659, Miss = 19258, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19653, Miss = 19241, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 19635, Miss = 19274, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 19632, Miss = 19234, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 19662, Miss = 19252, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 19629, Miss = 19281, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 19623, Miss = 19258, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 19674, Miss = 19303, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 19656, Miss = 19232, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 19680, Miss = 19275, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 19689, Miss = 19276, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 19647, Miss = 19260, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 19641, Miss = 19304, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 19665, Miss = 19314, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 19620, Miss = 19236, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 19710, Miss = 19270, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 19689, Miss = 19263, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 19686, Miss = 19306, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 19662, Miss = 19228, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 19680, Miss = 19251, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 19695, Miss = 19298, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 19644, Miss = 19279, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 19641, Miss = 19254, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 19689, Miss = 19256, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 19680, Miss = 19265, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 19614, Miss = 19242, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 19677, Miss = 19263, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 19656, Miss = 19266, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 19641, Miss = 19245, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 19662, Miss = 19255, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 19701, Miss = 19291, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 19683, Miss = 19248, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 19635, Miss = 19269, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 19608, Miss = 19212, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 19701, Miss = 19292, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 19662, Miss = 19240, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 19692, Miss = 19253, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 19665, Miss = 19228, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 786432
	L1D_total_cache_misses = 770521
	L1D_total_cache_miss_rate = 0.9798
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.120
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 433748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 74629
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144

Total_core_cache_fail_stats:
ctas_completed 262144, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3090, 3030, 3060, 3060, 3090, 3060, 3090, 3060, 3090, 3090, 3120, 3060, 3060, 3030, 3060, 3060, 3030, 3060, 3030, 3060, 3060, 3060, 3120, 3060, 3030, 3060, 3090, 3060, 3060, 3030, 3060, 3090, 
gpgpu_n_tot_thrd_icount = 251658240
gpgpu_n_tot_w_icount = 7864320
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502338
gpgpu_n_mem_write_global = 262144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 524288
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9128	W0_Idle:95448	W0_Scoreboard:8804828	W1:7864320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1966500	WS1:1966140	WS2:1965000	WS3:1966680	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4018704 {8:502338,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10485760 {40:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20093520 {40:502338,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097152 {8:262144,}
maxmflatency = 428 
max_icnt2mem_latency = 86 
maxmrqlatency = 86 
max_icnt2sh_latency = 39 
averagemflatency = 192 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:7470 	5017 	344 	283 	1068 	1799 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	742823 	21659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	752590 	11473 	419 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	635550 	115157 	12725 	987 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        18        32        18        26        48        32        48        32 
dram[1]:        32        32        32        32        32        32        32        32        26        32        18        26        32        48        32        48 
dram[2]:        32        32        32        32        32        32        32        32        18        32        18        26        32        48        32        48 
dram[3]:        32        32        32        32        32        32        32        32        32        26        18        26        48        32        48        32 
dram[4]:        32        32        32        32        32        32        32        32        18        42        18        26        32        48        32        48 
dram[5]:        32        32        32        32        32        32        32        32        18        32        18        26        48        32        48        32 
dram[6]:        32        32        32        32        32        32        32        32        42        32        17        26        48        32        48        32 
dram[7]:        32        32        32        32        32        32        32        32        32        42        18        26        32        48        32        48 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     12902     12939     12916     12939     12923     12940     13027     13031     12795     12990     12787     12857     25989     12987     25975     12991 
dram[1]:     12931     12925     12953     12917     12948     12917     13038     13022     12858     12969     12856     12777     12990     25979     12985     25987 
dram[2]:     12941     12909     12942     12934     12944     12934     13037     13019     12847     12968     12856     12787     12987     25972     12993     25982 
dram[3]:     12913     12939     12922     12939     12940     12945     13041     13032     12973     12866     12792     12857     25985     12987     25981     12985 
dram[4]:     12932     12928     12936     12919     12940     12919     13039     13022     12855     22778     12854     12788     12991     25980     12993     25980 
dram[5]:     12914     12937     12923     12934     12929     12948     13025     13035     12791     12996     12804     12853     25980     12981     25985     12987 
dram[6]:     12918     12925     12929     12930     12915     12945     13025     13028     22778     12992     12794     12851     25981     12990     25975     12979 
dram[7]:     12927     12939     12931     12928     12946     12916     13041     13030     12999     22781     12850     12783     12977     25992     12971     25981 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  3.657143 19.200001  3.657143  4.444445 24.000000 19.200001 24.000000 19.200001 
dram[1]:  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  4.444445  5.600000  3.657143  4.444445 19.200001 24.000000 19.200001 24.000000 
dram[2]:  4.114286  5.142857  4.114286  5.000000  4.114286  5.142857  4.114286  5.142857  5.600000  5.600000  3.657143  4.444445 19.200001 24.000000 19.200001 24.000000 
dram[3]:  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  5.600000  8.333333  3.657143  4.444445 24.000000 19.200001 24.000000 19.200001 
dram[4]:  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  3.657143  9.454545  3.657143  4.444445 19.200001 24.000000 19.200001 24.000000 
dram[5]:  4.114286  5.142857  4.114286  5.000000  4.114286  5.142857  4.114286  5.142857  3.657143  5.600000  3.657143  4.444445 24.000000 19.200001 24.000000 19.200001 
dram[6]:  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  9.454545  5.600000  3.657143  4.444445 24.000000 19.200001 24.000000 19.200001 
dram[7]:  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  5.600000  9.090909  3.657143  4.444445 19.200001 24.000000 19.200001 24.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 16056/2978 = 5.391538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       152       136       152       136       152       136       152       136       128       120       128        96        96        96        96        96 
dram[1]:       152       136       152       136       152       136       152       136       128       120       120       112        96        96        96        96 
dram[2]:       152       132       152       136       152       136       152       136       128       120       112       112        96        96        96        96 
dram[3]:       152       136       152       136       152       136       152       136       128       120       112       100        96        96        96        96 
dram[4]:       152       136       152       136       152       136       152       136       128       120       128       104        96        96        96        96 
dram[5]:       152       132       152       136       152       136       152       136       128       120       128       112        96        96        96        96 
dram[6]:       152       136       152       136       152       136       152       136       128       120       104       112        96        96        96        96 
dram[7]:       152       136       152       136       152       136       152       136       128       120       112       100        96        96        96        96 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 16056
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32        32 
dram[1]:        16        16        16        16        16        16        16        16        16        16        32        16        32        32        32        32 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32        32 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32        32 
dram[5]:        16        16        16        16        16        16        16        16        16        16        32        16        32        32        32        32 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32        32 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2656
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3553      3877      3543      3896      3535      3891      3520      3895      4106      4310      4137      4570      4567      4585      4596      4557
dram[1]:       3539      3872      3547      3869      3572      3880      3530      3871      4074      4342      3872      4576      4575      4578      4586      4567
dram[2]:       3513      3983      3546      3857      3540      3892      3533      3874      4090      4326      4597      4600      4573      4574      4587      4595
dram[3]:       3540      3886      3541      3883      3541      3887      3533      3877      4102      4334      4600      4438      4568      4581      4573      4571
dram[4]:       3556      3866      3545      3871      3544      3875      3547      3880      4090      4326      4108      4323      4572      4571      4561      4586
dram[5]:       3534      3975      3513      3877      3554      3893      3528      3891      4097      4312      3701      4582      4573      4565      4581      4571
dram[6]:       3526      3898      3530      3879      3541      3878      3521      3880      4095      4324      4894      4584      4569      4578      4577      4583
dram[7]:       3551      3872      3553      3889      3543      3873      3514      3868      4091      4333      4599      4446      4569      4590      4576      4578
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        379       393       371       371       385       375       372       357       388       378       375       358       371       355       386       353
dram[1]:        389       391       373       363       389       384       377       369       389       381       368       378       352       374       351       365
dram[2]:        382       395       366       362       377       383       386       371       390       384       365       384       360       371       356       361
dram[3]:        384       382       381       362       396       377       382       361       385       388       380       365       364       361       361       360
dram[4]:        397       386       369       369       376       380       368       362       386       385       370       379       356       380       353       356
dram[5]:        393       379       364       375       388       380       372       363       386       386       387       369       353       352       369       354
dram[6]:        384       382       371       363       388       374       428       365       385       385       397       367       380       357       367       356
dram[7]:        377       401       367       370       399       376       378       374       388       387       378       383       363       352       359       366
dram[8]:        242       232       217       205       253       201       233       243       236       237       208       234       206       243       222       218
dram[9]:        241       249       206       243       209       259       243       225       242       238       264       218       251       204       230       220
dram[10]:        236       255       207       247       200       246       216       223       238       246       210       202       253       201       227       246
dram[11]:        236       238       252       207       250       223       229       233       228       254       203       248       216       240       239       223
dram[12]:        240       228       202       237       209       250       225       214       238       240       250       201       241       210       229       231
dram[13]:        215       245       243       205       262       210       254       225       247       246       206       255       204       253       226       246
dram[14]:        228       235       241       203       247       201       240       237       240       225       208       237       221       239       229       216
dram[15]:        242       237       202       243       202       239       229       227       235       227       228       208       241       206       244       249
dram[16]:        227       208       247       223       228       241       231       202       209       241       229       228       234       243       205       250
dram[17]:        201       241       237       235       241       222       207       230       239       205       228       230       236       249       244       211
dram[18]:        201       237       227       243       227       224       202       228       245       209       229       228       240       233       231       205
dram[19]:        244       206       249       249       242       240       244       211       209       244       221       231       246       224       202       252
dram[20]:        201       238       235       236       241       226       211       232       247       209       227       216       241       239       247       211
dram[21]:        240       217       244       239       231       244       221       202       218       241       231       219       247       237       206       237
dram[22]:        238       214       241       230       226       245       224       201       206       246       227       222       241       247       209       237
dram[23]:        213       239       236       216       255       259       201       220       265       213       217       260       237       239       223       209
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=34659 n_act=372 n_pre=356 n_ref_event=0 n_req=2092 n_rd=2008 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05405
n_activity=6805 dram_eff=0.2951
bk0: 144a 36174i bk1: 144a 36381i bk2: 144a 36043i bk3: 144a 36242i bk4: 144a 36145i bk5: 144a 36378i bk6: 144a 36108i bk7: 144a 36313i bk8: 128a 36120i bk9: 96a 37006i bk10: 128a 36072i bk11: 120a 36317i bk12: 96a 37029i bk13: 96a 36999i bk14: 96a 37032i bk15: 96a 37006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814741
Row_Buffer_Locality_read = 0.814741
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.096751
Bank_Level_Parallism_Col = 1.878009
Bank_Level_Parallism_Ready = 1.122510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.654585 

BW Util details:
bwutil = 0.054050 
total_CMD = 37151 
util_bw = 2008 
Wasted_Col = 1734 
Wasted_Row = 475 
Idle = 32934 

BW Util Bottlenecks: 
RCDc_limit = 2728 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 730 
rwq = 0 
CCDLc_limit_alone = 730 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 34659 
Read = 2008 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 372 
n_pre = 356 
n_ref = 0 
n_req = 2092 
total_req = 2008 

Dual Bus Interface Util: 
issued_total_row = 728 
issued_total_col = 2008 
Row_Bus_Util =  0.019596 
CoL_Bus_Util = 0.054050 
Either_Row_CoL_Bus_Util = 0.067078 
Issued_on_Two_Bus_Simul_Util = 0.006568 
issued_two_Eff = 0.097913 
queue_avg = 0.253210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.25321
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=34665 n_act=379 n_pre=363 n_ref_event=0 n_req=2100 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05427
n_activity=6789 dram_eff=0.297
bk0: 144a 36172i bk1: 144a 36373i bk2: 144a 36065i bk3: 144a 36275i bk4: 144a 36175i bk5: 144a 36354i bk6: 144a 36071i bk7: 144a 36313i bk8: 120a 36380i bk9: 112a 36563i bk10: 128a 36067i bk11: 120a 36317i bk12: 96a 37000i bk13: 96a 37039i bk14: 96a 37001i bk15: 96a 37026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812004
Row_Buffer_Locality_read = 0.812004
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.141400
Bank_Level_Parallism_Col = 1.898108
Bank_Level_Parallism_Ready = 1.122520
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.697568 

BW Util details:
bwutil = 0.054265 
total_CMD = 37151 
util_bw = 2016 
Wasted_Col = 1727 
Wasted_Row = 472 
Idle = 32936 

BW Util Bottlenecks: 
RCDc_limit = 2716 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 704 
rwq = 0 
CCDLc_limit_alone = 704 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 34665 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 379 
n_pre = 363 
n_ref = 0 
n_req = 2100 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 742 
issued_total_col = 2016 
Row_Bus_Util =  0.019973 
CoL_Bus_Util = 0.054265 
Either_Row_CoL_Bus_Util = 0.066916 
Issued_on_Two_Bus_Simul_Util = 0.007321 
issued_two_Eff = 0.109413 
queue_avg = 0.260289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.260289
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=34661 n_act=372 n_pre=356 n_ref_event=0 n_req=2084 n_rd=2004 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05394
n_activity=6770 dram_eff=0.296
bk0: 144a 36179i bk1: 144a 36361i bk2: 144a 36045i bk3: 140a 36261i bk4: 144a 36181i bk5: 144a 36350i bk6: 144a 36057i bk7: 144a 36288i bk8: 112a 36597i bk9: 112a 36556i bk10: 128a 36102i bk11: 120a 36312i bk12: 96a 37001i bk13: 96a 37017i bk14: 96a 37008i bk15: 96a 37025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814371
Row_Buffer_Locality_read = 0.814371
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.113544
Bank_Level_Parallism_Col = 1.879067
Bank_Level_Parallism_Ready = 1.114770
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651302 

BW Util details:
bwutil = 0.053942 
total_CMD = 37151 
util_bw = 2004 
Wasted_Col = 1734 
Wasted_Row = 463 
Idle = 32950 

BW Util Bottlenecks: 
RCDc_limit = 2643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 34661 
Read = 2004 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 372 
n_pre = 356 
n_ref = 0 
n_req = 2084 
total_req = 2004 

Dual Bus Interface Util: 
issued_total_row = 728 
issued_total_col = 2004 
Row_Bus_Util =  0.019596 
CoL_Bus_Util = 0.053942 
Either_Row_CoL_Bus_Util = 0.067024 
Issued_on_Two_Bus_Simul_Util = 0.006514 
issued_two_Eff = 0.097189 
queue_avg = 0.249441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.249441
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=34666 n_act=364 n_pre=348 n_ref_event=0 n_req=2080 n_rd=1996 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05373
n_activity=6831 dram_eff=0.2922
bk0: 144a 36138i bk1: 144a 36356i bk2: 144a 36053i bk3: 144a 36260i bk4: 144a 36158i bk5: 144a 36381i bk6: 144a 36076i bk7: 144a 36267i bk8: 112a 36577i bk9: 100a 36825i bk10: 128a 36080i bk11: 120a 36338i bk12: 96a 37043i bk13: 96a 37012i bk14: 96a 37020i bk15: 96a 37003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817635
Row_Buffer_Locality_read = 0.817635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.050666
Bank_Level_Parallism_Col = 1.876033
Bank_Level_Parallism_Ready = 1.118737
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.626997 

BW Util details:
bwutil = 0.053727 
total_CMD = 37151 
util_bw = 1996 
Wasted_Col = 1684 
Wasted_Row = 524 
Idle = 32947 

BW Util Bottlenecks: 
RCDc_limit = 2627 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 690 
rwq = 0 
CCDLc_limit_alone = 690 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 34666 
Read = 1996 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 364 
n_pre = 348 
n_ref = 0 
n_req = 2080 
total_req = 1996 

Dual Bus Interface Util: 
issued_total_row = 712 
issued_total_col = 1996 
Row_Bus_Util =  0.019165 
CoL_Bus_Util = 0.053727 
Either_Row_CoL_Bus_Util = 0.066889 
Issued_on_Two_Bus_Simul_Util = 0.006003 
issued_two_Eff = 0.089738 
queue_avg = 0.244866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.244866
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=34651 n_act=378 n_pre=362 n_ref_event=0 n_req=2100 n_rd=2016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05427
n_activity=6748 dram_eff=0.2988
bk0: 144a 36161i bk1: 144a 36369i bk2: 144a 36015i bk3: 144a 36273i bk4: 144a 36165i bk5: 144a 36387i bk6: 144a 36071i bk7: 144a 36291i bk8: 128a 36129i bk9: 104a 36826i bk10: 128a 36067i bk11: 120a 36319i bk12: 96a 37014i bk13: 96a 37027i bk14: 96a 36999i bk15: 96a 37027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.189825
Bank_Level_Parallism_Col = 1.910864
Bank_Level_Parallism_Ready = 1.135913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.663506 

BW Util details:
bwutil = 0.054265 
total_CMD = 37151 
util_bw = 2016 
Wasted_Col = 1719 
Wasted_Row = 432 
Idle = 32984 

BW Util Bottlenecks: 
RCDc_limit = 2694 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 34651 
Read = 2016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 378 
n_pre = 362 
n_ref = 0 
n_req = 2100 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 740 
issued_total_col = 2016 
Row_Bus_Util =  0.019919 
CoL_Bus_Util = 0.054265 
Either_Row_CoL_Bus_Util = 0.067293 
Issued_on_Two_Bus_Simul_Util = 0.006891 
issued_two_Eff = 0.102400 
queue_avg = 0.257463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.257463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=34623 n_act=387 n_pre=371 n_ref_event=0 n_req=2104 n_rd=2020 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05437
n_activity=6748 dram_eff=0.2993
bk0: 144a 36182i bk1: 144a 36362i bk2: 144a 36060i bk3: 140a 36280i bk4: 144a 36154i bk5: 144a 36378i bk6: 144a 36081i bk7: 144a 36295i bk8: 128a 36160i bk9: 112a 36573i bk10: 128a 36068i bk11: 120a 36313i bk12: 96a 37036i bk13: 96a 37004i bk14: 96a 37026i bk15: 96a 37000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808416
Row_Buffer_Locality_read = 0.808416
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.178470
Bank_Level_Parallism_Col = 1.899306
Bank_Level_Parallism_Ready = 1.116832
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.663996 

BW Util details:
bwutil = 0.054373 
total_CMD = 37151 
util_bw = 2020 
Wasted_Col = 1772 
Wasted_Row = 444 
Idle = 32915 

BW Util Bottlenecks: 
RCDc_limit = 2775 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 730 
rwq = 0 
CCDLc_limit_alone = 730 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 34623 
Read = 2020 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 387 
n_pre = 371 
n_ref = 0 
n_req = 2104 
total_req = 2020 

Dual Bus Interface Util: 
issued_total_row = 758 
issued_total_col = 2020 
Row_Bus_Util =  0.020403 
CoL_Bus_Util = 0.054373 
Either_Row_CoL_Bus_Util = 0.068047 
Issued_on_Two_Bus_Simul_Util = 0.006729 
issued_two_Eff = 0.098892 
queue_avg = 0.264919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.264919
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=34679 n_act=363 n_pre=347 n_ref_event=0 n_req=2080 n_rd=2000 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05383
n_activity=6759 dram_eff=0.2959
bk0: 144a 36205i bk1: 144a 36372i bk2: 144a 36067i bk3: 144a 36255i bk4: 144a 36182i bk5: 144a 36383i bk6: 144a 36065i bk7: 144a 36306i bk8: 104a 36837i bk9: 112a 36572i bk10: 128a 36059i bk11: 120a 36317i bk12: 96a 37043i bk13: 96a 37008i bk14: 96a 37025i bk15: 96a 36998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818500
Row_Buffer_Locality_read = 0.818500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.031213
Bank_Level_Parallism_Col = 1.856013
Bank_Level_Parallism_Ready = 1.125500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613581 

BW Util details:
bwutil = 0.053834 
total_CMD = 37151 
util_bw = 2000 
Wasted_Col = 1721 
Wasted_Row = 476 
Idle = 32954 

BW Util Bottlenecks: 
RCDc_limit = 2589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 34679 
Read = 2000 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 363 
n_pre = 347 
n_ref = 0 
n_req = 2080 
total_req = 2000 

Dual Bus Interface Util: 
issued_total_row = 710 
issued_total_col = 2000 
Row_Bus_Util =  0.019111 
CoL_Bus_Util = 0.053834 
Either_Row_CoL_Bus_Util = 0.066539 
Issued_on_Two_Bus_Simul_Util = 0.006406 
issued_two_Eff = 0.096278 
queue_avg = 0.242820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.24282
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=34694 n_act=363 n_pre=347 n_ref_event=0 n_req=2080 n_rd=1996 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05373
n_activity=6760 dram_eff=0.2953
bk0: 144a 36193i bk1: 144a 36351i bk2: 144a 36045i bk3: 144a 36273i bk4: 144a 36138i bk5: 144a 36348i bk6: 144a 36089i bk7: 144a 36276i bk8: 112a 36543i bk9: 100a 36827i bk10: 128a 36055i bk11: 120a 36315i bk12: 96a 36994i bk13: 96a 37022i bk14: 96a 36992i bk15: 96a 37034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818136
Row_Buffer_Locality_read = 0.818136
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.082081
Bank_Level_Parallism_Col = 1.881398
Bank_Level_Parallism_Ready = 1.118236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.623555 

BW Util details:
bwutil = 0.053727 
total_CMD = 37151 
util_bw = 1996 
Wasted_Col = 1694 
Wasted_Row = 501 
Idle = 32960 

BW Util Bottlenecks: 
RCDc_limit = 2577 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 759 
rwq = 0 
CCDLc_limit_alone = 759 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 34694 
Read = 1996 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 363 
n_pre = 347 
n_ref = 0 
n_req = 2080 
total_req = 1996 

Dual Bus Interface Util: 
issued_total_row = 710 
issued_total_col = 1996 
Row_Bus_Util =  0.019111 
CoL_Bus_Util = 0.053727 
Either_Row_CoL_Bus_Util = 0.066136 
Issued_on_Two_Bus_Simul_Util = 0.006702 
issued_two_Eff = 0.101343 
queue_avg = 0.253452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.253452
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37151 n_nop=37151 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 37151i bk1: 0a 37151i bk2: 0a 37151i bk3: 0a 37151i bk4: 0a 37151i bk5: 0a 37151i bk6: 0a 37151i bk7: 0a 37151i bk8: 0a 37151i bk9: 0a 37151i bk10: 0a 37151i bk11: 0a 37151i bk12: 0a 37151i bk13: 0a 37151i bk14: 0a 37151i bk15: 0a 37151i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 37151 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 37151 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37151 
n_nop = 37151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23936, Miss = 3136, Miss_rate = 0.131, Pending_hits = 952, Reservation_fails = 10
L2_cache_bank[1]: Access = 23859, Miss = 2456, Miss_rate = 0.103, Pending_hits = 1040, Reservation_fails = 3
L2_cache_bank[2]: Access = 23917, Miss = 3136, Miss_rate = 0.131, Pending_hits = 957, Reservation_fails = 22
L2_cache_bank[3]: Access = 23812, Miss = 2400, Miss_rate = 0.101, Pending_hits = 1051, Reservation_fails = 6
L2_cache_bank[4]: Access = 23901, Miss = 3132, Miss_rate = 0.131, Pending_hits = 955, Reservation_fails = 6
L2_cache_bank[5]: Access = 23844, Miss = 2520, Miss_rate = 0.106, Pending_hits = 1041, Reservation_fails = 1
L2_cache_bank[6]: Access = 23923, Miss = 3136, Miss_rate = 0.131, Pending_hits = 968, Reservation_fails = 0
L2_cache_bank[7]: Access = 23869, Miss = 2572, Miss_rate = 0.108, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[8]: Access = 23907, Miss = 3136, Miss_rate = 0.131, Pending_hits = 953, Reservation_fails = 8
L2_cache_bank[9]: Access = 23871, Miss = 2464, Miss_rate = 0.103, Pending_hits = 1039, Reservation_fails = 0
L2_cache_bank[10]: Access = 23888, Miss = 3132, Miss_rate = 0.131, Pending_hits = 947, Reservation_fails = 12
L2_cache_bank[11]: Access = 23847, Miss = 2408, Miss_rate = 0.101, Pending_hits = 1064, Reservation_fails = 0
L2_cache_bank[12]: Access = 23925, Miss = 3136, Miss_rate = 0.131, Pending_hits = 956, Reservation_fails = 0
L2_cache_bank[13]: Access = 23841, Miss = 2512, Miss_rate = 0.105, Pending_hits = 1036, Reservation_fails = 3
L2_cache_bank[14]: Access = 23960, Miss = 3136, Miss_rate = 0.131, Pending_hits = 958, Reservation_fails = 7
L2_cache_bank[15]: Access = 23838, Miss = 2572, Miss_rate = 0.108, Pending_hits = 1034, Reservation_fails = 0
L2_cache_bank[16]: Access = 11957, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 11917, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 11931, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 11953, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 11938, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 11905, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 11963, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 11939, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 11960, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 11947, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 11965, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11922, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 11984, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11905, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11990, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11919, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 11993, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 11948, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 11947, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 11951, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 11946, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 11952, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 11951, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 11940, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 11972, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 11926, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 11971, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 11939, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 11988, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 11903, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 11967, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 11955, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 764482
L2_total_cache_misses = 44984
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 15977
L2_total_cache_reservation_fails = 78
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 470305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12042
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 233216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28024
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 78
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=764482
icnt_total_pkts_simt_to_mem=764482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 764482
Req_Network_cycles = 52449
Req_Network_injected_packets_per_cycle =      14.5757 
Req_Network_conflicts_per_cycle =       4.2159
Req_Network_conflicts_per_cycle_util =       4.2429
Req_Bank_Level_Parallism =      14.6691
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3984
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3037

Reply_Network_injected_packets_num = 764482
Reply_Network_cycles = 52449
Reply_Network_injected_packets_per_cycle =       14.5757
Reply_Network_conflicts_per_cycle =        4.4604
Reply_Network_conflicts_per_cycle_util =       4.4890
Reply_Bank_Level_Parallism =      14.6691
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2221
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3644
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 0 sec (120 sec)
gpgpu_simulation_rate = 63351 (inst/sec)
gpgpu_simulation_rate = 437 (cycle/sec)
gpgpu_silicon_slowdown = 2745995x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
PASS!!!!!!!!!!!!!!!
GPGPU-Sim: *** exit detected ***
