simSeconds 0.079990145221
simTicks 79990158811.626
finalTick 109719000305121.38
simFreq 999999000000.0
hostSeconds 232.98171245999998
hostTickRate 343540393.897237
hostMemory 52901193.645008005
simInsts 109999908.81836902
simOps 129532650.49474297
hostInstRate 474249.551231
hostOpRate 558178.520644
system.clk_domain.clock 999.999
system.cpu_clk_domain.clock 499.9995
system.cpu_voltage_domain.voltage 0.9999989999999999
system.l2.demandHits::switch_cpus.inst 1275440.768381
system.l2.demandHits::switch_cpus.data 1507825.894114
system.l2.demandHits::total 2783266.6624950003
system.l2.overallHits::switch_cpus.inst 1275440.768381
system.l2.overallHits::switch_cpus.data 1507825.894114
system.l2.overallHits::total 2783266.6624950003
system.l2.demandMisses::cpu.inst 4.8598360000000005
system.l2.demandMisses::cpu.data 3.5222589999999996
system.l2.demandMisses::switch_cpus.inst 40556.345540999995
system.l2.demandMisses::switch_cpus.data 127430.98938099998
system.l2.demandMisses::total 167987.33492199998
system.l2.overallMisses::cpu.inst 4.8598360000000005
system.l2.overallMisses::cpu.data 3.5222589999999996
system.l2.overallMisses::switch_cpus.inst 40556.345540999995
system.l2.overallMisses::switch_cpus.data 127430.98938099998
system.l2.overallMisses::total 167987.33492199998
system.l2.demandMissLatency::switch_cpus.inst 3233169103.8675003
system.l2.demandMissLatency::switch_cpus.data 11200327986.941502
system.l2.demandMissLatency::total 14433497090.809
system.l2.overallMissLatency::switch_cpus.inst 3233169103.8675003
system.l2.overallMissLatency::switch_cpus.data 11200327986.941502
system.l2.overallMissLatency::total 14433497090.809
system.l2.demandAccesses::cpu.inst 4.8598360000000005
system.l2.demandAccesses::cpu.data 3.5222589999999996
system.l2.demandAccesses::switch_cpus.inst 1315997.1139220002
system.l2.demandAccesses::switch_cpus.data 1635256.883495
system.l2.demandAccesses::total 2951253.9974170006
system.l2.overallAccesses::cpu.inst 4.8598360000000005
system.l2.overallAccesses::cpu.data 3.5222589999999996
system.l2.overallAccesses::switch_cpus.inst 1315997.1139220002
system.l2.overallAccesses::switch_cpus.data 1635256.883495
system.l2.overallAccesses::total 2951253.9974170006
system.l2.demandMissRate::cpu.inst 0.9999989999999999
system.l2.demandMissRate::cpu.data 0.9846079999999999
system.l2.demandMissRate::switch_cpus.inst 0.031697206999
system.l2.demandMissRate::switch_cpus.data 0.068978271206
system.l2.demandMissRate::total 0.057341816829
system.l2.overallMissRate::cpu.inst 0.9999989999999999
system.l2.overallMissRate::cpu.data 0.9846079999999999
system.l2.overallMissRate::switch_cpus.inst 0.031697206999
system.l2.overallMissRate::switch_cpus.data 0.068978271206
system.l2.overallMissRate::total 0.057341816829
system.l2.demandAvgMissLatency::switch_cpus.inst 81138.43926593865
system.l2.demandAvgMissLatency::switch_cpus.data 86842.27767481767
system.l2.demandAvgMissLatency::total 84395.67521589558
system.l2.overallAvgMissLatency::switch_cpus.inst 81138.43926593865
system.l2.overallAvgMissLatency::switch_cpus.data 86842.27767481767
system.l2.overallAvgMissLatency::total 84395.67521589558
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 63933.772744
system.l2.writebacks::total 63933.772744
system.l2.demandMshrMisses::switch_cpus.inst 40554.643919999995
system.l2.demandMshrMisses::switch_cpus.data 127430.95675199997
system.l2.demandMshrMisses::total 167985.600672
system.l2.overallMshrMisses::switch_cpus.inst 40554.643919999995
system.l2.overallMshrMisses::switch_cpus.data 127430.95675199997
system.l2.overallMshrMisses::total 167985.600672
system.l2.demandMshrMissLatency::switch_cpus.inst 2827474028.1291146
system.l2.demandMshrMissLatency::switch_cpus.data 9926015660.913239
system.l2.demandMshrMissLatency::total 12753489689.042353
system.l2.overallMshrMissLatency::switch_cpus.inst 2827474028.1291146
system.l2.overallMshrMissLatency::switch_cpus.data 9926015660.913239
system.l2.overallMshrMissLatency::total 12753489689.042353
system.l2.demandMshrMissRate::switch_cpus.inst 0.031696028054
system.l2.demandMshrMissRate::switch_cpus.data 0.068978271206
system.l2.demandMshrMissRate::total 0.057341294152999996
system.l2.overallMshrMissRate::switch_cpus.inst 0.031696028054
system.l2.overallMshrMissRate::switch_cpus.data 0.068978271206
system.l2.overallMshrMissRate::total 0.057341294152999996
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 71138.18210645617
system.l2.demandAvgMshrMissLatency::switch_cpus.data 76842.2806776348
system.l2.demandAvgMshrMissLatency::total 74395.60748427337
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 71138.18210645617
system.l2.overallAvgMshrMissLatency::switch_cpus.data 76842.2806776348
system.l2.overallAvgMshrMissLatency::total 74395.60748427337
system.l2.replacements 173181.08487899997
system.l2.InvalidateReq.hits::switch_cpus.data 145358.95308900002
system.l2.InvalidateReq.hits::total 145358.95308900002
system.l2.InvalidateReq.misses::switch_cpus.data 12663.560261
system.l2.InvalidateReq.misses::total 12663.560261
system.l2.InvalidateReq.accesses::switch_cpus.data 158022.51335000002
system.l2.InvalidateReq.accesses::total 158022.51335000002
system.l2.InvalidateReq.missRate::switch_cpus.data 0.22155065260700002
system.l2.InvalidateReq.missRate::total 0.22155065260700002
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 12663.560261
system.l2.InvalidateReq.mshrMisses::total 12663.560261
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 243752205.82259902
system.l2.InvalidateReq.mshrMissLatency::total 243752205.82259902
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.22155065260700002
system.l2.InvalidateReq.mshrMissRate::total 0.22155065260700002
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 18562.460906038712
system.l2.InvalidateReq.avgMshrMissLatency::total 18562.460906038712
system.l2.ReadCleanReq.hits::switch_cpus.inst 1275440.768381
system.l2.ReadCleanReq.hits::total 1275440.768381
system.l2.ReadCleanReq.misses::cpu.inst 4.8598360000000005
system.l2.ReadCleanReq.misses::switch_cpus.inst 40556.345540999995
system.l2.ReadCleanReq.misses::total 40556.345540999995
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 3233169103.8675003
system.l2.ReadCleanReq.missLatency::total 3233169103.8675003
system.l2.ReadCleanReq.accesses::cpu.inst 4.8598360000000005
system.l2.ReadCleanReq.accesses::switch_cpus.inst 1315997.1139220002
system.l2.ReadCleanReq.accesses::total 1315997.1139220002
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999989999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.031697206999
system.l2.ReadCleanReq.missRate::total 0.031697206999
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 81138.43926593865
system.l2.ReadCleanReq.avgMissLatency::total 81138.43926593865
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 40554.643919999995
system.l2.ReadCleanReq.mshrMisses::total 40554.643919999995
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 2827474028.1291146
system.l2.ReadCleanReq.mshrMissLatency::total 2827474028.1291146
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.031696028054
system.l2.ReadCleanReq.mshrMissRate::total 0.031696028054
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 71138.18210645617
system.l2.ReadCleanReq.avgMshrMissLatency::total 71138.18210645617
system.l2.ReadExReq.hits::switch_cpus.data 128548.982791
system.l2.ReadExReq.hits::total 128548.982791
system.l2.ReadExReq.misses::cpu.data 0.385798
system.l2.ReadExReq.misses::switch_cpus.data 35635.36637
system.l2.ReadExReq.misses::total 35635.36637
system.l2.ReadExReq.missLatency::switch_cpus.data 3037556691.319999
system.l2.ReadExReq.missLatency::total 3037556691.319999
system.l2.ReadExReq.accesses::cpu.data 0.385798
system.l2.ReadExReq.accesses::switch_cpus.data 164184.34916099996
system.l2.ReadExReq.accesses::total 164184.34916099996
system.l2.ReadExReq.missRate::cpu.data 0.317668
system.l2.ReadExReq.missRate::switch_cpus.data 0.22223079058099998
system.l2.ReadExReq.missRate::total 0.22223079058099998
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 84168.59898434374
system.l2.ReadExReq.avgMissLatency::total 84168.59898434374
system.l2.ReadExReq.mshrMisses::switch_cpus.data 35635.36637
system.l2.ReadExReq.mshrMisses::total 35635.36637
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 2681202168.472239
system.l2.ReadExReq.mshrMissLatency::total 2681202168.472239
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.22223079058099998
system.l2.ReadExReq.mshrMissRate::total 0.22223079058099998
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 74168.58885412473
system.l2.ReadExReq.avgMshrMissLatency::total 74168.58885412473
system.l2.ReadSharedReq.hits::switch_cpus.data 1379276.911323
system.l2.ReadSharedReq.hits::total 1379276.911323
system.l2.ReadSharedReq.misses::cpu.data 3.1364609999999997
system.l2.ReadSharedReq.misses::switch_cpus.data 91795.62301099999
system.l2.ReadSharedReq.misses::total 91795.62301099999
system.l2.ReadSharedReq.missLatency::switch_cpus.data 8162771295.6215
system.l2.ReadSharedReq.missLatency::total 8162771295.6215
system.l2.ReadSharedReq.accesses::cpu.data 3.1364609999999997
system.l2.ReadSharedReq.accesses::switch_cpus.data 1471072.5343340004
system.l2.ReadSharedReq.accesses::total 1471072.5343340004
system.l2.ReadSharedReq.missRate::cpu.data 0.9846079999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.052838030792000015
system.l2.ReadSharedReq.missRate::total 0.052838030792000015
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 89460.46257781853
system.l2.ReadSharedReq.avgMissLatency::total 89460.46257781853
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 91795.590382
system.l2.ReadSharedReq.mshrMisses::total 91795.590382
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 7244813492.441
system.l2.ReadSharedReq.mshrMissLatency::total 7244813492.441
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.052838030792000015
system.l2.ReadSharedReq.mshrMissRate::total 0.052838030792000015
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 79460.46967862424
system.l2.ReadSharedReq.avgMshrMissLatency::total 79460.46967862424
system.l2.UpgradeReq.hits::switch_cpus.data 2.4424379999999997
system.l2.UpgradeReq.hits::total 2.4424379999999997
system.l2.UpgradeReq.accesses::switch_cpus.data 2.445311
system.l2.UpgradeReq.accesses::total 2.445311
system.l2.WritebackClean.hits::writebacks 1315989.3680929996
system.l2.WritebackClean.hits::total 1315989.3680929996
system.l2.WritebackClean.accesses::writebacks 1315989.3680929996
system.l2.WritebackClean.accesses::total 1315989.3680929996
system.l2.WritebackDirty.hits::writebacks 1349193.2768899999
system.l2.WritebackDirty.hits::total 1349193.2768899999
system.l2.WritebackDirty.accesses::writebacks 1349193.2768899999
system.l2.WritebackDirty.accesses::total 1349193.2768899999
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 79990158811.626
system.l2.tags.tagsInUse 31298.86488415573
system.l2.tags.totalRefs 6763878.649271
system.l2.tags.sampledRefs 351018.989695
system.l2.tags.avgRefs 32.25614018024999
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 2920.434378021409
system.l2.tags.occupancies::cpu.inst 2.535035750693
system.l2.tags.occupancies::cpu.data 1.4755933509880002
system.l2.tags.occupancies::switch_cpus.inst 10356.703858135734
system.l2.tags.occupancies::switch_cpus.data 18017.78348462316
system.l2.tags.avgOccs::writebacks 0.08912469205400002
system.l2.tags.avgOccs::cpu.inst 7.721560699999997e-05
system.l2.tags.avgOccs::cpu.data 4.494963600000001e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.316061494688
system.l2.tags.avgOccs::switch_cpus.data 0.549859101549
system.l2.tags.avgOccs::total 0.9551654436669998
system.l2.tags.occupanciesTaskId::1024 32478.951726999996
system.l2.tags.ageTaskId_1024::0 16.972424
system.l2.tags.ageTaskId_1024::1 229.201536
system.l2.tags.ageTaskId_1024::2 2141.6699139999996
system.l2.tags.ageTaskId_1024::3 9444.920826999998
system.l2.tags.ratioOccsTaskId::1024 0.991178898922
system.l2.tags.tagAccesses 50074787.375360005
system.l2.tags.dataAccesses 50074787.375360005
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 79990158811.626
system.mem_ctrls.avgPriority_writebacks::samples 63914.505873
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 40554.643919999995
system.mem_ctrls.avgPriority_switch_cpus.data::samples 127115.44472
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.00795790893202075
system.mem_ctrls.numReadWriteTurnArounds 3701.1601739999996
system.mem_ctrls.numWriteReadTurnArounds 3701.1601739999996
system.mem_ctrls.numStayReadState 408086.40844299993
system.mem_ctrls.numStayWriteState 60370.05451800001
system.mem_ctrls.readReqs 167985.59841500001
system.mem_ctrls.writeReqs 63933.772744
system.mem_ctrls.readBursts 167985.59841500001
system.mem_ctrls.writeBursts 63933.772744
system.mem_ctrls.servicedByWrQ 315.509775
system.mem_ctrls.mergedWrBursts 19.266871000000002
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.1249485599999998
system.mem_ctrls.avgWrQLen 24.909340150000002
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 1.292172
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 167985.59841500001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 63933.772744
system.mem_ctrls.rdQLenPdf::0 130079.45582300003
system.mem_ctrls.rdQLenPdf::1 30880.921313000003
system.mem_ctrls.rdQLenPdf::2 5521.454258000001
system.mem_ctrls.rdQLenPdf::3 1173.3026060000002
system.mem_ctrls.rdQLenPdf::4 14.589567
system.mem_ctrls.rdQLenPdf::5 0.347425
system.mem_ctrls.rdQLenPdf::6 0.017648
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.064231
system.mem_ctrls.wrQLenPdf::1 0.064231
system.mem_ctrls.wrQLenPdf::2 0.064231
system.mem_ctrls.wrQLenPdf::3 0.064231
system.mem_ctrls.wrQLenPdf::4 0.064231
system.mem_ctrls.wrQLenPdf::5 0.064231
system.mem_ctrls.wrQLenPdf::6 0.064231
system.mem_ctrls.wrQLenPdf::7 0.064231
system.mem_ctrls.wrQLenPdf::8 0.064231
system.mem_ctrls.wrQLenPdf::9 0.064231
system.mem_ctrls.wrQLenPdf::10 0.064231
system.mem_ctrls.wrQLenPdf::11 0.064231
system.mem_ctrls.wrQLenPdf::12 0.064231
system.mem_ctrls.wrQLenPdf::13 0.15021500000000002
system.mem_ctrls.wrQLenPdf::14 0.15021500000000002
system.mem_ctrls.wrQLenPdf::15 1170.9304280000001
system.mem_ctrls.wrQLenPdf::16 1276.014626
system.mem_ctrls.wrQLenPdf::17 3250.708621
system.mem_ctrls.wrQLenPdf::18 3696.812159
system.mem_ctrls.wrQLenPdf::19 3789.1349840000007
system.mem_ctrls.wrQLenPdf::20 3817.118876
system.mem_ctrls.wrQLenPdf::21 3836.7712270000006
system.mem_ctrls.wrQLenPdf::22 3845.6766119999997
system.mem_ctrls.wrQLenPdf::23 3870.9901609999997
system.mem_ctrls.wrQLenPdf::24 3887.259229
system.mem_ctrls.wrQLenPdf::25 3879.1158150000006
system.mem_ctrls.wrQLenPdf::26 3948.9911420000003
system.mem_ctrls.wrQLenPdf::27 3894.0505620000004
system.mem_ctrls.wrQLenPdf::28 3884.023572
system.mem_ctrls.wrQLenPdf::29 4003.8002479999996
system.mem_ctrls.wrQLenPdf::30 3846.551819
system.mem_ctrls.wrQLenPdf::31 3813.294042
system.mem_ctrls.wrQLenPdf::32 3757.796863
system.mem_ctrls.wrQLenPdf::33 51.09438900000001
system.mem_ctrls.wrQLenPdf::34 42.039302000000006
system.mem_ctrls.wrQLenPdf::35 33.831880000000005
system.mem_ctrls.wrQLenPdf::36 30.216509000000002
system.mem_ctrls.wrQLenPdf::37 25.349358000000002
system.mem_ctrls.wrQLenPdf::38 22.498452
system.mem_ctrls.wrQLenPdf::39 19.664301000000002
system.mem_ctrls.wrQLenPdf::40 17.618392
system.mem_ctrls.wrQLenPdf::41 18.22886
system.mem_ctrls.wrQLenPdf::42 15.697399
system.mem_ctrls.wrQLenPdf::43 14.013672999999999
system.mem_ctrls.wrQLenPdf::44 13.749775
system.mem_ctrls.wrQLenPdf::45 12.693169
system.mem_ctrls.wrQLenPdf::46 11.256048999999999
system.mem_ctrls.wrQLenPdf::47 10.402188
system.mem_ctrls.wrQLenPdf::48 10.231665
system.mem_ctrls.wrQLenPdf::49 9.248085999999999
system.mem_ctrls.wrQLenPdf::50 8.719298
system.mem_ctrls.wrQLenPdf::51 7.908882
system.mem_ctrls.wrQLenPdf::52 7.722772000000001
system.mem_ctrls.wrQLenPdf::53 7.819425000000001
system.mem_ctrls.wrQLenPdf::54 6.6564760000000005
system.mem_ctrls.wrQLenPdf::55 6.529669999999999
system.mem_ctrls.wrQLenPdf::56 5.971492
system.mem_ctrls.wrQLenPdf::57 6.001252999999999
system.mem_ctrls.wrQLenPdf::58 4.5578009999999995
system.mem_ctrls.wrQLenPdf::59 5.085613
system.mem_ctrls.wrQLenPdf::60 6.655228
system.mem_ctrls.wrQLenPdf::61 3.7009130000000003
system.mem_ctrls.wrQLenPdf::62 2.911455
system.mem_ctrls.wrQLenPdf::63 6.255729
system.mem_ctrls.rdPerTurnAround::samples 3701.1601739999996
system.mem_ctrls.rdPerTurnAround::mean 62.491273043730004
system.mem_ctrls.rdPerTurnAround::gmean 206.32865454796806
system.mem_ctrls.rdPerTurnAround::stdev 105.91478548356001
system.mem_ctrls.rdPerTurnAround::0-1023 687.526289
system.mem_ctrls.rdPerTurnAround::17408-18431 0.047199
system.mem_ctrls.rdPerTurnAround::total 3701.1601739999996
system.mem_ctrls.wrPerTurnAround::samples 3701.1601739999996
system.mem_ctrls.wrPerTurnAround::mean 16.941883710468
system.mem_ctrls.wrPerTurnAround::gmean 16.81008752441
system.mem_ctrls.wrPerTurnAround::stdev 2.6504684905110003
system.mem_ctrls.wrPerTurnAround::16 1164.009949
system.mem_ctrls.wrPerTurnAround::18 437.799209
system.mem_ctrls.wrPerTurnAround::total 3701.1601739999996
system.mem_ctrls.bytesReadWrQ 20192.6256
system.mem_ctrls.bytesReadSys 10751078.298560001
system.mem_ctrls.bytesWrittenSys 4091761.455616
system.mem_ctrls.avgRdBWSys 124965613.86406659
system.mem_ctrls.avgWrBWSys 47787152.34298049
system.mem_ctrls.totGap 79969418486.3215
system.mem_ctrls.avgGap 532023.5230398899
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 2595497.2108799997
system.mem_ctrls.requestorReadBytes::switch_cpus.data 8135387.332608
system.mem_ctrls.requestorWriteBytes::writebacks 4090263.1690880004
system.mem_ctrls.requestorReadRate::switch_cpus.inst 32959941.064874247
system.mem_ctrls.requestorReadRate::switch_cpus.data 91755496.34481907
system.mem_ctrls.requestorWriteRate::writebacks 47762308.9777408
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 40554.643919999995
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 127430.95449499997
system.mem_ctrls.requestorWriteAccesses::writebacks 63933.772744
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 1160883696.861
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 4668544004.811749
system.mem_ctrls.requestorWriteTotalLat::writebacks 1897356390563.777
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 30018.499758650007
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 35622.70878032999
system.mem_ctrls.requestorWriteAvgLat::writebacks 70292924.96589984
system.mem_ctrls.dram.bytesRead::cpu.inst 311.02950400000003
system.mem_ctrls.dram.bytesRead::cpu.data 225.42457599999997
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 2595497.2108799997
system.mem_ctrls.dram.bytesRead::switch_cpus.data 8155579.958207998
system.mem_ctrls.dram.bytesRead::total 10751077.169088
system.mem_ctrls.dram.bytesInstRead::cpu.inst 311.02950400000003
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 2595497.2108799997
system.mem_ctrls.dram.bytesInstRead::total 2595497.2108799997
system.mem_ctrls.dram.bytesWritten::writebacks 4091761.455616
system.mem_ctrls.dram.bytesWritten::total 4091761.455616
system.mem_ctrls.dram.numReads::cpu.inst 4.8598360000000005
system.mem_ctrls.dram.numReads::cpu.data 3.5222589999999996
system.mem_ctrls.dram.numReads::switch_cpus.inst 40554.643919999995
system.mem_ctrls.dram.numReads::switch_cpus.data 127430.93684699998
system.mem_ctrls.dram.numReads::total 167985.580767
system.mem_ctrls.dram.numWrites::writebacks 63933.772744
system.mem_ctrls.dram.numWrites::total 63933.772744
system.mem_ctrls.dram.bwRead::cpu.inst 35807.333308
system.mem_ctrls.dram.bwRead::cpu.data 26642.788236
system.mem_ctrls.dram.bwRead::switch_cpus.inst 32959940.822708998
system.mem_ctrls.dram.bwRead::switch_cpus.data 92005664.185637
system.mem_ctrls.dram.bwRead::total 124965604.95006602
system.mem_ctrls.dram.bwInstRead::cpu.inst 35807.333308
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 32959940.822708998
system.mem_ctrls.dram.bwInstRead::total 32959940.822708998
system.mem_ctrls.dram.bwWrite::writebacks 47787152.22671001
system.mem_ctrls.dram.bwWrite::total 47787152.22671001
system.mem_ctrls.dram.bwTotal::writebacks 47787152.22671001
system.mem_ctrls.dram.bwTotal::cpu.inst 35807.333308
system.mem_ctrls.dram.bwTotal::cpu.data 26642.788236
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 32959940.822708998
system.mem_ctrls.dram.bwTotal::switch_cpus.data 92005664.185637
system.mem_ctrls.dram.bwTotal::total 172752757.536924
system.mem_ctrls.dram.readBursts 167670.070992
system.mem_ctrls.dram.writeBursts 63910.36201700001
system.mem_ctrls.dram.perBankRdBursts::0 9828.301596
system.mem_ctrls.dram.perBankRdBursts::1 10780.984385000002
system.mem_ctrls.dram.perBankRdBursts::2 12272.986884999998
system.mem_ctrls.dram.perBankRdBursts::3 9980.650205
system.mem_ctrls.dram.perBankRdBursts::4 8907.730738999999
system.mem_ctrls.dram.perBankRdBursts::5 9540.625777
system.mem_ctrls.dram.perBankRdBursts::6 9997.952615
system.mem_ctrls.dram.perBankRdBursts::7 11433.977256999999
system.mem_ctrls.dram.perBankRdBursts::8 10267.435899
system.mem_ctrls.dram.perBankRdBursts::9 10230.81624
system.mem_ctrls.dram.perBankRdBursts::10 10409.933505
system.mem_ctrls.dram.perBankRdBursts::11 9858.612338999996
system.mem_ctrls.dram.perBankRdBursts::12 11038.395370999999
system.mem_ctrls.dram.perBankRdBursts::13 10784.288927999998
system.mem_ctrls.dram.perBankRdBursts::14 11193.715331
system.mem_ctrls.dram.perBankRdBursts::15 11143.663919999999
system.mem_ctrls.dram.perBankWrBursts::0 3766.3252079999997
system.mem_ctrls.dram.perBankWrBursts::1 4300.806075999999
system.mem_ctrls.dram.perBankWrBursts::2 5266.266391
system.mem_ctrls.dram.perBankWrBursts::3 3851.9572989999997
system.mem_ctrls.dram.perBankWrBursts::4 3260.81887
system.mem_ctrls.dram.perBankWrBursts::5 3777.8939169999994
system.mem_ctrls.dram.perBankWrBursts::6 3758.1500630000005
system.mem_ctrls.dram.perBankWrBursts::7 4020.130544
system.mem_ctrls.dram.perBankWrBursts::8 3821.1144299999996
system.mem_ctrls.dram.perBankWrBursts::9 3883.928752
system.mem_ctrls.dram.perBankWrBursts::10 3573.025282
system.mem_ctrls.dram.perBankWrBursts::11 3586.8947260000004
system.mem_ctrls.dram.perBankWrBursts::12 3956.968249999999
system.mem_ctrls.dram.perBankWrBursts::13 4332.910606
system.mem_ctrls.dram.perBankWrBursts::14 4312.30575
system.mem_ctrls.dram.perBankWrBursts::15 4440.865852999999
system.mem_ctrls.dram.totQLat 2685613870.5727496
system.mem_ctrls.dram.totBusLat 838350354.96
system.mem_ctrls.dram.totMemAccLat 5829427701.67275
system.mem_ctrls.dram.avgQLat 14561.663452960001
system.mem_ctrls.dram.avgBusLat 4999.994999999999
system.mem_ctrls.dram.avgMemAccLat 33311.64470296
system.mem_ctrls.dram.readRowHits 98404.61537
system.mem_ctrls.dram.writeRowHits 28067.599684999997
system.mem_ctrls.dram.readRowHitRate 61.583686870000015
system.mem_ctrls.dram.writeRowHitRate 41.670529550000005
system.mem_ctrls.dram.bytesPerActivate::samples 105108.02793300002
system.mem_ctrls.dram.bytesPerActivate::mean 150.18833526841803
system.mem_ctrls.dram.bytesPerActivate::gmean 104.57880042273099
system.mem_ctrls.dram.bytesPerActivate::stdev 180.317714874761
system.mem_ctrls.dram.bytesPerActivate::0-127 66220.376996
system.mem_ctrls.dram.bytesPerActivate::128-255 24490.059753999998
system.mem_ctrls.dram.bytesPerActivate::256-383 6352.637618
system.mem_ctrls.dram.bytesPerActivate::384-511 2797.425949
system.mem_ctrls.dram.bytesPerActivate::512-639 1550.661754
system.mem_ctrls.dram.bytesPerActivate::640-767 950.442782
system.mem_ctrls.dram.bytesPerActivate::768-895 642.117283
system.mem_ctrls.dram.bytesPerActivate::896-1023 452.90933700000005
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1651.3964599999997
system.mem_ctrls.dram.bytesPerActivate::total 105108.02793300002
system.mem_ctrls.dram.dramBytesRead 10730884.543488
system.mem_ctrls.dram.dramBytesWritten 4090263.1690880004
system.mem_ctrls.dram.avgRdBW 124.71543758065002
system.mem_ctrls.dram.avgWrBW 47.76230899635901
system.mem_ctrls.dram.peakBW 12799.987200000003
system.mem_ctrls.dram.busUtil 1.3462819699999997
system.mem_ctrls.dram.busUtilRead 0.9733734700000002
system.mem_ctrls.dram.busUtilWrite 0.37148228000000005
system.mem_ctrls.dram.pageHitRate 56.861415410000006
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 79990158811.626
system.mem_ctrls.dram.rank0.actEnergy 368224964.04624003
system.mem_ctrls.dram.rank0.preEnergy 195715318.18195498
system.mem_ctrls.dram.rank0.readEnergy 590786515.53726
system.mem_ctrls.dram.rank0.writeEnergy 167052258.48096
system.mem_ctrls.dram.rank0.refreshEnergy 6314325029.173202
system.mem_ctrls.dram.rank0.actBackEnergy 16464452728.90236
system.mem_ctrls.dram.rank0.preBackEnergy 16851420055.545597
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 40951976869.86758
system.mem_ctrls.dram.rank0.averagePower 510.01853603344296
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 43644887183.39924
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2671030469.1569996
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 33674241159.069748
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 382247712.14531994
system.mem_ctrls.dram.rank1.preEnergy 203169647.82378003
system.mem_ctrls.dram.rank1.readEnergy 606377791.3456202
system.mem_ctrls.dram.rank1.writeEnergy 166559831.24778
system.mem_ctrls.dram.rank1.refreshEnergy 6314325029.173202
system.mem_ctrls.dram.rank1.actBackEnergy 16560820270.713179
system.mem_ctrls.dram.rank1.preBackEnergy 16770268441.389122
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 41003768723.838005
system.mem_ctrls.dram.rank1.averagePower 510.53953162172104
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 43433193067.94975
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2671030469.1569996
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 33885935274.51925
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 79990158811.626
system.membus.transDist::ReadResp 132350.24641
system.membus.transDist::WritebackDirty 63933.772744
system.membus.transDist::CleanEvict 108551.240351
system.membus.transDist::ReadExReq 35635.36637
system.membus.transDist::ReadExResp 35635.36637
system.membus.transDist::ReadSharedReq 132350.232045
system.membus.transDist::InvalidateReq 12663.560261
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 521119.7874240001
system.membus.pktCount::total 521119.7874240001
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 14842840.673535999
system.membus.pktSize::total 14842840.673535999
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 180649.16154899998
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 180649.16154899998
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 180649.16154899998
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 79990158811.626
system.membus.reqLayer0.occupancy 653918174.366488
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 901611652.3015001
system.membus.respLayer1.utilization 0.0001847
system.membus.snoop_filter.totRequests 353135.46681599994
system.membus.snoop_filter.hitSingleRequests 172486.31327
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 159980510.426442
system.switch_cpus.cpi 1.5989097622199997
system.switch_cpus.ipc 0.6353694875270002
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 132885117.56218705
system.switch_cpus.nonSpecInstsAdded 10163.668509
system.switch_cpus.instsIssued 128446348.16025199
system.switch_cpus.squashedInstsIssued 7000.606211
system.switch_cpus.squashedInstsExamined 15190648.308263004
system.switch_cpus.squashedOperandsExamined 9584441.462227
system.switch_cpus.squashedNonSpecRemoved 3767.446033999999
system.switch_cpus.numIssuedDist::samples 150660569.258886
system.switch_cpus.numIssuedDist::mean 0.866585772521
system.switch_cpus.numIssuedDist::stdev 1.1756363838660002
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 82830445.667937
system.switch_cpus.numIssuedDist::1 30627872.462457996
system.switch_cpus.numIssuedDist::2 20740894.971398003
system.switch_cpus.numIssuedDist::3 12024080.159758
system.switch_cpus.numIssuedDist::4 2881513.8482870003
system.switch_cpus.numIssuedDist::5 965202.944239
system.switch_cpus.numIssuedDist::6 335969.94499
system.switch_cpus.numIssuedDist::7 140158.58711100003
system.switch_cpus.numIssuedDist::8 114430.67270799998
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999991999999999
system.switch_cpus.numIssuedDist::total 150660569.258886
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 2155.8280769999997
system.switch_cpus.statFuBusy::IntDiv 0.385947
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.389083
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 47079.224551
system.switch_cpus.statFuBusy::MemWrite 7735.280110000001
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 3829.1997709999996
system.switch_cpus.statIssuedInstType_0::IntAlu 83862640.62213899
system.switch_cpus.statIssuedInstType_0::IntMult 515954.5127290001
system.switch_cpus.statIssuedInstType_0::IntDiv 37118.34404499999
system.switch_cpus.statIssuedInstType_0::FloatAdd 30.346385
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 229.19083299999997
system.switch_cpus.statIssuedInstType_0::FloatMult 67.962416
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 61.55489700000001
system.switch_cpus.statIssuedInstType_0::FloatMisc 4852.815155
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 21638.509057999996
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 29724.211349
system.switch_cpus.statIssuedInstType_0::SimdCmp 37018.082467
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 89196.712078
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 8382.706435
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 27397924.659346003
system.switch_cpus.statIssuedInstType_0::MemWrite 16437678.731149
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 128446348.16025199
system.switch_cpus.issueRate 0.8154287061509999
system.switch_cpus.fuBusy 56971.107767999994
system.switch_cpus.fuBusyRate 0.00044325892499999997
system.switch_cpus.intInstQueueReads 405183599.562388
system.switch_cpus.intInstQueueWrites 146764661.773032
system.switch_cpus.intInstQueueWakeupAccesses 124660591.77148099
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 2433636.777358
system.switch_cpus.vecInstQueueWrites 1321272.4067990002
system.switch_cpus.vecInstQueueWakeupAccesses 1196353.9557620003
system.switch_cpus.intAluAccesses 127282247.95454101
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 1217242.1137080002
system.switch_cpus.numSquashedInsts 1243416.3729880005
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 1016447.5203829999
system.switch_cpus.idleCycles 9319941.167556
system.switch_cpus.MemDepUnit__0.insertedLoads 28328964.853900004
system.switch_cpus.MemDepUnit__0.insertedStores 16846835.047241
system.switch_cpus.MemDepUnit__0.conflictingLoads 6463237.621694
system.switch_cpus.MemDepUnit__0.conflictingStores 5442.959229
system.switch_cpus.MemDepUnit__0.MDPLookups 26864363.57415
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 1464601.2797500002
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 4987450.937728999
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 154626.87268600002
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1588043.717169
system.switch_cpus.branchPred.lookups_0::CallDirect 1603788.094399
system.switch_cpus.branchPred.lookups_0::CallIndirect 167213.33954399996
system.switch_cpus.branchPred.lookups_0::DirectCond 21658085.727842003
system.switch_cpus.branchPred.lookups_0::DirectUncond 2255573.290744
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 243276.18371199997
system.switch_cpus.branchPred.lookups_0::total 27515980.353409998
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 196790.839502
system.switch_cpus.branchPred.squashes_0::CallDirect 343618.46528
system.switch_cpus.branchPred.squashes_0::CallIndirect 36128.887217
system.switch_cpus.branchPred.squashes_0::DirectCond 3873698.033622001
system.switch_cpus.branchPred.squashes_0::DirectUncond 498411.04337800003
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 26749.494602
system.switch_cpus.branchPred.squashes_0::total 4975396.763601
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 1153.725681
system.switch_cpus.branchPred.corrected_0::CallDirect 110863.426411
system.switch_cpus.branchPred.corrected_0::CallIndirect 17127.820055
system.switch_cpus.branchPred.corrected_0::DirectCond 1332678.0331189998
system.switch_cpus.branchPred.corrected_0::DirectUncond 96424.589458
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 52905.226606000004
system.switch_cpus.branchPred.corrected_0::total 1611152.8213299997
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1391253.243562
system.switch_cpus.branchPred.committed_0::CallDirect 1260169.6434829996
system.switch_cpus.branchPred.committed_0::CallIndirect 131084.452327
system.switch_cpus.branchPred.committed_0::DirectCond 17784391.723983
system.switch_cpus.branchPred.committed_0::DirectUncond 1757162.514757
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 216526.68911
system.switch_cpus.branchPred.committed_0::total 22540588.267222002
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 933.0101439999999
system.switch_cpus.branchPred.mispredicted_0::CallDirect 76002.11247299999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 15235.395239000001
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1251836.625006
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 61892.46429199999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 52343.21068299999
system.switch_cpus.branchPred.mispredicted_0::total 1458242.8178370001
system.switch_cpus.branchPred.targetProvider_0::NoTarget 12888758.054692
system.switch_cpus.branchPred.targetProvider_0::BTB 12705276.980608998
system.switch_cpus.branchPred.targetProvider_0::RAS 1588043.6357060003
system.switch_cpus.branchPred.targetProvider_0::Indirect 333901.68240299996
system.switch_cpus.branchPred.targetProvider_0::total 27515980.353409998
system.switch_cpus.branchPred.targetWrong_0::NoBranch 1086525.0985460002
system.switch_cpus.branchPred.targetWrong_0::Return 490749.0870199999
system.switch_cpus.branchPred.targetWrong_0::CallDirect 1153.713369
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 32724.922395000005
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1611152.8213299997
system.switch_cpus.branchPred.condPredicted 21658085.727842003
system.switch_cpus.branchPred.condPredictedTaken 9812475.441539
system.switch_cpus.branchPred.condIncorrect 1611152.8213299997
system.switch_cpus.branchPred.predTakenBTBMiss 417764.750205
system.switch_cpus.branchPred.NotTakenMispredicted 1120403.7343100002
system.switch_cpus.branchPred.TakenMispredicted 490749.0870199999
system.switch_cpus.branchPred.BTBLookups 27515980.353409998
system.switch_cpus.branchPred.BTBUpdates 1049216.961968
system.switch_cpus.branchPred.BTBHits 18056488.323854994
system.switch_cpus.branchPred.BTBHitRatio 0.655303473259
system.switch_cpus.branchPred.BTBMispredicted 499061.8778620001
system.switch_cpus.branchPred.indirectLookups 410489.523256
system.switch_cpus.branchPred.indirectHits 333901.68240299996
system.switch_cpus.branchPred.indirectMisses 76587.84085299999
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1588043.717169
system.switch_cpus.branchPred.btb.lookups::CallDirect 1603788.094399
system.switch_cpus.branchPred.btb.lookups::CallIndirect 167213.33954399996
system.switch_cpus.branchPred.btb.lookups::DirectCond 21658085.727842003
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2255573.290744
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 243276.18371199997
system.switch_cpus.branchPred.btb.lookups::total 27515980.353409998
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1588043.717169
system.switch_cpus.branchPred.btb.misses::CallDirect 134285.07835899998
system.switch_cpus.branchPred.btb.misses::CallIndirect 167213.33954399996
system.switch_cpus.branchPred.btb.misses::DirectCond 7210510.554905999
system.switch_cpus.branchPred.btb.misses::DirectUncond 116163.15586500001
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 243276.18371199997
system.switch_cpus.branchPred.btb.misses::total 9459492.029555002
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 110863.426411
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 841928.9460989999
system.switch_cpus.branchPred.btb.updates::DirectUncond 96424.589458
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 1049216.961968
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 110863.426411
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 841928.9460989999
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 96424.589458
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 1049216.961968
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 79990158811.626
system.switch_cpus.branchPred.indirectBranchPred.lookups 410489.523256
system.switch_cpus.branchPred.indirectBranchPred.hits 333901.68240299996
system.switch_cpus.branchPred.indirectBranchPred.misses 76587.84085299999
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 70033.04666099999
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 480522.5699170001
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.015799
system.switch_cpus.branchPred.ras.pushes 1967792.2734450002
system.switch_cpus.branchPred.ras.pops 1967791.0696660003
system.switch_cpus.branchPred.ras.squashes 576538.1919989999
system.switch_cpus.branchPred.ras.used 1391253.243562
system.switch_cpus.branchPred.ras.correct 1390320.233418
system.switch_cpus.branchPred.ras.incorrect 933.0101439999999
system.switch_cpus.commit.commitSquashedInsts 15230177.017304001
system.switch_cpus.commit.commitNonSpecStalls 6396.222475
system.switch_cpus.commit.branchMispredicts 1403873.746573
system.switch_cpus.commit.numCommittedDist::samples 144876558.048902
system.switch_cpus.commit.numCommittedDist::mean 0.8270970357849998
system.switch_cpus.commit.numCommittedDist::stdev 1.1248483406789997
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 85054519.436671
system.switch_cpus.commit.numCommittedDist::1 24819124.347484
system.switch_cpus.commit.numCommittedDist::2 12067474.766928999
system.switch_cpus.commit.numCommittedDist::3 22935439.497817997
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.999997
system.switch_cpus.commit.numCommittedDist::total 144876558.048902
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 3195.541164
system.switch_cpus.commit.functionCalls 1391254.483867
system.switch_cpus.commit.committedInstType_0::No_OpClass 3818.667856
system.switch_cpus.commit.committedInstType_0::IntAlu 77355597.089909
system.switch_cpus.commit.committedInstType_0::IntMult 487789.0933390001
system.switch_cpus.commit.committedInstType_0::IntDiv 34952.794229
system.switch_cpus.commit.committedInstType_0::FloatAdd 29.746139000000003
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 118.98455600000001
system.switch_cpus.commit.committedInstType_0::FloatMult 59.492278000000006
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 29.746139000000003
system.switch_cpus.commit.committedInstType_0::FloatMisc 4790.897307
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 21457.798991999996
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 29097.377255
system.switch_cpus.commit.committedInstType_0::SimdCmp 36229.111413
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 80962.973133
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 8361.560971
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 24368152.893609997
system.switch_cpus.commit.committedInstType_0::MemWrite 15328944.14767
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 117760392.374796
system.switch_cpus.commit.commitEligibleSamples 22935439.497817997
system.switch_cpus.commit.memOrderViolationEvents 4.640872
system.switch_cpus.commit.PNDLoadViolations 1562.608733
system.switch_cpus.commitStats0.numInsts 100055648.053404
system.switch_cpus.commitStats0.numOps 117760392.374796
system.switch_cpus.commitStats0.numInstsNotNOP 99999900.09275499
system.switch_cpus.commitStats0.numOpsNotNOP 117704644.41414699
system.switch_cpus.commitStats0.cpi 1.5989097622199997
system.switch_cpus.commitStats0.ipc 0.6353694875270002
system.switch_cpus.commitStats0.numMemRefs 39697097.041279994
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 105959669.10847601
system.switch_cpus.commitStats0.numLoadInsts 24368152.893609997
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 15325748.606506001
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 1166860.67992
system.switch_cpus.commitStats0.committedInstType::No_OpClass 3818.667856
system.switch_cpus.commitStats0.committedInstType::IntAlu 77355597.089909
system.switch_cpus.commitStats0.committedInstType::IntMult 487789.0933390001
system.switch_cpus.commitStats0.committedInstType::IntDiv 34952.794229
system.switch_cpus.commitStats0.committedInstType::FloatAdd 29.746139000000003
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 118.98455600000001
system.switch_cpus.commitStats0.committedInstType::FloatMult 59.492278000000006
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 29.746139000000003
system.switch_cpus.commitStats0.committedInstType::FloatMisc 4790.897307
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 21457.798991999996
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 29097.377255
system.switch_cpus.commitStats0.committedInstType::SimdCmp 36229.111413
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 80962.973133
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 8361.560971
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 24368152.893609997
system.switch_cpus.commitStats0.committedInstType::MemWrite 15328944.14767
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 117760392.374796
system.switch_cpus.commitStats0.committedControl::IsControl 22540588.431187004
system.switch_cpus.commitStats0.committedControl::IsDirectControl 20801724.037159003
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1738864.3940279998
system.switch_cpus.commitStats0.committedControl::IsCondControl 17784391.605165
system.switch_cpus.commitStats0.committedControl::IsUncondControl 4756196.826021999
system.switch_cpus.commitStats0.committedControl::IsCall 1391254.483867
system.switch_cpus.commitStats0.committedControl::IsReturn 1391253.2525910002
system.switch_cpus.decode.idleCycles 59527085.57611301
system.switch_cpus.decode.blockedCycles 27576129.588073004
system.switch_cpus.decode.runCycles 60472456.462862015
system.switch_cpus.decode.unblockCycles 1679045.6751140002
system.switch_cpus.decode.squashCycles 1405851.956724
system.switch_cpus.decode.branchResolved 12558667.391968
system.switch_cpus.decode.branchMispred 217803.57603800003
system.switch_cpus.decode.decodedInsts 137742096.03689298
system.switch_cpus.decode.squashedInsts 170591.18142
system.switch_cpus.executeStats0.numInsts 127202930.83364102
system.switch_cpus.executeStats0.numNop 58152.90363300001
system.switch_cpus.executeStats0.numBranches 24084559.560071003
system.switch_cpus.executeStats0.numLoadInsts 27054620.922667995
system.switch_cpus.executeStats0.numStoreInsts 16316377.561374998
system.switch_cpus.executeStats0.instRate 0.8075722118299999
system.switch_cpus.executeStats0.numCCRegReads 34728789.694205
system.switch_cpus.executeStats0.numCCRegWrites 34773013.967484005
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 131924824.114442
system.switch_cpus.executeStats0.numIntRegWrites 81061250.793496
system.switch_cpus.executeStats0.numMemRefs 43370998.484042995
system.switch_cpus.executeStats0.numMiscRegReads 16975185.229888998
system.switch_cpus.executeStats0.numMiscRegWrites 6629.084069
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 69152.719131
system.switch_cpus.executeStats0.numVecPredRegWrites 23444.574189
system.switch_cpus.executeStats0.numVecRegReads 902650.9252189999
system.switch_cpus.executeStats0.numVecRegWrites 420169.21243600006
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 14627222.298717998
system.switch_cpus.fetch.cycles 83065968.97542399
system.switch_cpus.fetch.squashCycles 3226279.945186001
system.switch_cpus.fetch.miscStallCycles 79.864959
system.switch_cpus.fetch.pendingTrapStallCycles 70.95981400000001
system.switch_cpus.fetch.cacheLines 42508360.57887799
system.switch_cpus.fetch.icacheSquashes 823679.1673850002
system.switch_cpus.fetch.nisnDist::samples 150660569.258886
system.switch_cpus.fetch.nisnDist::mean 0.958129187176
system.switch_cpus.fetch.nisnDist::stdev 1.2202291497319997
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 83844896.77991101
system.switch_cpus.fetch.nisnDist::1 24382507.155112002
system.switch_cpus.fetch.nisnDist::2 9460818.65656
system.switch_cpus.fetch.nisnDist::3 32972346.667303
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.999997
system.switch_cpus.fetch.nisnDist::total 150660569.258886
system.switch_cpus.fetchStats0.numInsts 121643146.53556801
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.770497314645
system.switch_cpus.fetchStats0.numBranches 27515980.353409998
system.switch_cpus.fetchStats0.branchRate 0.174368520147
system.switch_cpus.fetchStats0.icacheStallCycles 65981147.82082
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1405851.956724
system.switch_cpus.iew.blockCycles 6405061.139037
system.switch_cpus.iew.unblockCycles 6802369.478738999
system.switch_cpus.iew.dispatchedInsts 132953434.13432898
system.switch_cpus.iew.dispSquashedInsts 413060.050793
system.switch_cpus.iew.dispLoadInsts 28328964.853900004
system.switch_cpus.iew.dispStoreInsts 16846835.047241
system.switch_cpus.iew.dispNonSpecInsts 10163.668509
system.switch_cpus.iew.iqFullEvents 32538.93718
system.switch_cpus.iew.lsqFullEvents 6686317.149289999
system.switch_cpus.iew.predictedTakenIncorrect 550952.666098
system.switch_cpus.iew.predictedNotTakenIncorrect 930738.1627309999
system.switch_cpus.iew.branchMispredicts 1481690.8288289998
system.switch_cpus.iew.instsToCommit 126239800.11356501
system.switch_cpus.iew.writebackCount 125856945.72724302
system.switch_cpus.iew.producerInst 57747277.908977
system.switch_cpus.iew.consumerInst 97429908.448167
system.switch_cpus.iew.wbRate 0.799160632047
system.switch_cpus.iew.wbFanout 0.592950583789
system.switch_cpus.lsq0.forwLoads 276120.446512
system.switch_cpus.lsq0.squashedLoads 3960815.0596209993
system.switch_cpus.lsq0.ignoredResponses 2050.829002000001
system.switch_cpus.lsq0.memOrderViolation 1958.545708
system.switch_cpus.lsq0.squashedStores 1517892.1468510001
system.switch_cpus.lsq0.rescheduledLoads 343895.13855
system.switch_cpus.lsq0.blockedByCache 132178.046256
system.switch_cpus.lsq0.loadToUse::samples 24368153.807831
system.switch_cpus.lsq0.loadToUse::mean 6.321949504026
system.switch_cpus.lsq0.loadToUse::stdev 14.818205266203
system.switch_cpus.lsq0.loadToUse::0-9 22141252.362041004
system.switch_cpus.lsq0.loadToUse::10-19 212015.87109099998
system.switch_cpus.lsq0.loadToUse::20-29 1671898.381486
system.switch_cpus.lsq0.loadToUse::30-39 141483.54057399996
system.switch_cpus.lsq0.loadToUse::40-49 22120.053785
system.switch_cpus.lsq0.loadToUse::50-59 12139.024378
system.switch_cpus.lsq0.loadToUse::60-69 8162.2565079999995
system.switch_cpus.lsq0.loadToUse::70-79 3636.518919
system.switch_cpus.lsq0.loadToUse::80-89 2365.013389
system.switch_cpus.lsq0.loadToUse::90-99 1717.122828
system.switch_cpus.lsq0.loadToUse::100-109 2195.095117
system.switch_cpus.lsq0.loadToUse::110-119 2802.458408
system.switch_cpus.lsq0.loadToUse::120-129 3911.990232000001
system.switch_cpus.lsq0.loadToUse::130-139 5657.576741000001
system.switch_cpus.lsq0.loadToUse::140-149 45574.968831000006
system.switch_cpus.lsq0.loadToUse::150-159 7415.530121000001
system.switch_cpus.lsq0.loadToUse::160-169 5681.407011999999
system.switch_cpus.lsq0.loadToUse::170-179 27244.061956999998
system.switch_cpus.lsq0.loadToUse::180-189 4153.371092
system.switch_cpus.lsq0.loadToUse::190-199 2678.8730880000003
system.switch_cpus.lsq0.loadToUse::200-209 28032.435187000003
system.switch_cpus.lsq0.loadToUse::210-219 3237.613566
system.switch_cpus.lsq0.loadToUse::220-229 716.6748630000002
system.switch_cpus.lsq0.loadToUse::230-239 404.6555829999999
system.switch_cpus.lsq0.loadToUse::240-249 411.72136800000004
system.switch_cpus.lsq0.loadToUse::250-259 318.90107600000005
system.switch_cpus.lsq0.loadToUse::260-269 334.571401
system.switch_cpus.lsq0.loadToUse::270-279 348.583436
system.switch_cpus.lsq0.loadToUse::280-289 462.1452970000001
system.switch_cpus.lsq0.loadToUse::290-299 475.445898
system.switch_cpus.lsq0.loadToUse::overflows 9305.582558000002
system.switch_cpus.lsq0.loadToUse::min_value 1.0336539999999999
system.switch_cpus.lsq0.loadToUse::max_value 1215.631782
system.switch_cpus.lsq0.loadToUse::total 24368153.807831
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 79990158811.626
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 79990158811.626
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 79990158811.626
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 79990158811.626
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 79990158811.626
system.switch_cpus.rename.squashCycles 1405851.956724
system.switch_cpus.rename.idleCycles 60853557.113779
system.switch_cpus.rename.blockCycles 16681609.396672003
system.switch_cpus.rename.serializeStallCycles 1374661.518179
system.switch_cpus.rename.runCycles 60650279.06099
system.switch_cpus.rename.unblockCycles 9694610.212542
system.switch_cpus.rename.renamedInsts 136042224.24422902
system.switch_cpus.rename.ROBFullEvents 297985.04163199995
system.switch_cpus.rename.IQFullEvents 219405.560713
system.switch_cpus.rename.LQFullEvents 2350155.6749319998
system.switch_cpus.rename.SQFullEvents 6476102.049866999
system.switch_cpus.rename.fullRegistersEvents 95039.20600400002
system.switch_cpus.rename.renamedOperands 137895315.71512902
system.switch_cpus.rename.lookups 196820090.261228
system.switch_cpus.rename.intLookups 141123840.483179
system.switch_cpus.rename.vecLookups 964400.790253
system.switch_cpus.rename.vecPredLookups 47124.960959
system.switch_cpus.rename.committedMaps 119159395.90976499
system.switch_cpus.rename.undoneMaps 18735928.019854
system.switch_cpus.rename.serializing 70027.40154600001
system.switch_cpus.rename.tempSerializing 11.464784000000002
system.switch_cpus.rename.skidInsts 2863147.79746
system.switch_cpus.rob.reads 254929050.36589098
system.switch_cpus.rob.writes 271781747.4563149
system.switch_cpus.rob.squashedLoads 4178636.386366
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1587760.8338530003
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999900.09275499
system.switch_cpus.thread_0.numOps 117704644.41414699
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 2787071.9741300005
system.tol2bus.transDist::WritebackDirty 1413127.049634
system.tol2bus.transDist::WritebackClean 1315992.904921
system.tol2bus.transDist::CleanEvict 553333.597287
system.tol2bus.transDist::UpgradeReq 2.445311
system.tol2bus.transDist::UpgradeResp 2.445311
system.tol2bus.transDist::ReadExReq 164184.34916099996
system.tol2bus.transDist::ReadExResp 164184.34916099996
system.tol2bus.transDist::ReadCleanReq 1315999.3915710002
system.tol2bus.transDist::ReadSharedReq 1471072.5343340004
system.tol2bus.transDist::InvalidateReq 158022.51335000002
system.tol2bus.transDist::InvalidateResp 158022.563422
system.tol2bus.pktCount::total 9327832.755065
system.tol2bus.pktSize::total 359452174.556992
system.tol2bus.snoops 173183.36252799997
system.tol2bus.snoopTraffic 4091907.225152001
system.tol2bus.snoopFanout::samples 3282490.092275
system.tol2bus.snoopFanout::mean 0.0003225482840000001
system.tol2bus.snoopFanout::stdev 0.016201477357
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 3281433.237973
system.tol2bus.snoopFanout::1 1056.854302
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999989999999999
system.tol2bus.snoopFanout::total 3282490.092275
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 79990158811.626
system.tol2bus.reqLayer0.occupancy 5774568024.898528
system.tol2bus.reqLayer0.utilization 0.0941719
system.tol2bus.respLayer0.occupancy 1975243117.3502917
system.tol2bus.respLayer0.utilization 0.0011697
system.tol2bus.respLayer1.occupancy 2532013103.9089723
system.tol2bus.respLayer1.utilization 0.005499699999999999
system.tol2bus.snoop_filter.totRequests 6218662.402792
system.tol2bus.snoop_filter.hitSingleRequests 3109353.9687590003
system.tol2bus.snoop_filter.hitMultiRequests 358.48310699999996
system.tol2bus.snoop_filter.totSnoops 697.85919
system.tol2bus.snoop_filter.hitSingleSnoops 697.85919
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999989999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::4 20649.214741999996
system.mem_ctrls.rdPerTurnAround::0-31 240.123284
system.mem_ctrls.rdPerTurnAround::32-63 448.42312300000003
system.mem_ctrls.rdPerTurnAround::64-95 205.169356
system.mem_ctrls.rdPerTurnAround::96-127 60.70841600000001
system.mem_ctrls.rdPerTurnAround::128-159 15.252618000000002
system.mem_ctrls.rdPerTurnAround::192-223 1.04412
system.mem_ctrls.rdPerTurnAround::224-255 0.943156
system.mem_ctrls.rdPerTurnAround::256-287 0.511389
system.mem_ctrls.rdPerTurnAround::288-319 0.863534
system.mem_ctrls.rdPerTurnAround::320-351 0.460086
system.mem_ctrls.rdPerTurnAround::608-639 0.034065
system.mem_ctrls.wrPerTurnAround::16-23 508.351614
system.mem_ctrls.wrPerTurnAround::24-31 9.329646
system.mem_ctrls.wrPerTurnAround::32-39 5.566099
system.mem_ctrls.wrPerTurnAround::40-47 2.554856
system.mem_ctrls.wrPerTurnAround::48-55 1.42128
system.mem_ctrls.wrPerTurnAround::384-391 0.015596
system.mem_ctrls.wrPerTurnAround::496-503 0.015596
system.switch_cpus.fetch.icacheWaitRetryStallCycles 161.665276
system.mem_ctrls.rdPerTurnAround::0-511 149.09832300000002
system.mem_ctrls.rdPerTurnAround::512-1023 1.973118
system.mem_ctrls.rdPerTurnAround::12288-12799 0.055202
system.mem_ctrls.wrPerTurnAround::17 19.019714000000004
system.mem_ctrls.wrPerTurnAround::19 47.39832599999999
system.mem_ctrls.wrPerTurnAround::20 4.039404
system.mem_ctrls.wrPerTurnAround::21 2.7350740000000004
system.mem_ctrls.wrPerTurnAround::22 0.49497199999999997
system.mem_ctrls.wrPerTurnAround::23 0.7954049999999999
system.mem_ctrls.wrPerTurnAround::24 0.934744
system.mem_ctrls.wrPerTurnAround::25 0.44182199999999994
system.mem_ctrls.wrPerTurnAround::26 0.276626
system.mem_ctrls.wrPerTurnAround::27 0.36465800000000004
system.mem_ctrls.wrPerTurnAround::41 0.088034
system.mem_ctrls.rdPerTurnAround::15360-15871 0.586086
system.mem_ctrls.rdPerTurnAround::0-7 22.794147000000002
system.mem_ctrls.rdPerTurnAround::8-15 16.404669
system.mem_ctrls.rdPerTurnAround::16-23 198.65112900000003
system.mem_ctrls.rdPerTurnAround::24-31 267.34339900000003
system.mem_ctrls.rdPerTurnAround::32-39 143.46953100000002
system.mem_ctrls.rdPerTurnAround::40-47 68.922733
system.mem_ctrls.rdPerTurnAround::48-55 42.683080000000004
system.mem_ctrls.rdPerTurnAround::56-63 27.546432
system.mem_ctrls.rdPerTurnAround::64-71 21.484058
system.mem_ctrls.rdPerTurnAround::72-79 16.408136999999996
system.mem_ctrls.rdPerTurnAround::80-87 14.858785999999998
system.mem_ctrls.rdPerTurnAround::88-95 7.8421769999999995
system.mem_ctrls.rdPerTurnAround::96-103 7.117983
system.mem_ctrls.rdPerTurnAround::104-111 4.502966999999999
system.mem_ctrls.rdPerTurnAround::112-119 3.167242
system.mem_ctrls.rdPerTurnAround::120-127 3.2089
system.mem_ctrls.rdPerTurnAround::136-143 1.004718
system.mem_ctrls.rdPerTurnAround::144-151 0.633079
system.mem_ctrls.wrPerTurnAround::72-79 0.55817
system.mem_ctrls.wrPerTurnAround::96-103 0.279085
system.mem_ctrls.wrPerTurnAround::112-119 0.190845
system.mem_ctrls.wrPerTurnAround::168-175 0.102605
system.mem_ctrls.wrPerTurnAround::256-263 0.06730900000000001
system.mem_ctrls.rdPerTurnAround::2048-3071 0.031603
system.l2.CleanEvict.mshrMisses::writebacks 0.19413299999999997
system.l2.CleanEvict.mshrMisses::total 0.19413299999999997
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::0-63 135.355649
system.mem_ctrls.rdPerTurnAround::64-127 56.126928
system.mem_ctrls.rdPerTurnAround::128-191 16.307147999999998
system.mem_ctrls.rdPerTurnAround::192-255 7.268689999999999
system.mem_ctrls.rdPerTurnAround::256-319 3.413124
system.mem_ctrls.rdPerTurnAround::320-383 1.611753
system.mem_ctrls.rdPerTurnAround::384-447 0.790075
system.mem_ctrls.rdPerTurnAround::448-511 0.474045
system.mem_ctrls.rdPerTurnAround::512-575 0.284427
system.mem_ctrls.rdPerTurnAround::576-639 0.221221
system.mem_ctrls.rdPerTurnAround::640-703 0.189618
system.mem_ctrls.rdPerTurnAround::704-767 0.094809
system.mem_ctrls.rdPerTurnAround::768-831 0.063206
system.mem_ctrls.rdPerTurnAround::960-1023 0.063206
system.mem_ctrls.rdPerTurnAround::1088-1151 0.031603
system.mem_ctrls.rdPerTurnAround::1280-1343 0.031603
system.mem_ctrls.rdPerTurnAround::1472-1535 0.031603
system.mem_ctrls.wrPerTurnAround::28 0.032629
system.mem_ctrls.wrPerTurnAround::29 0.140156
system.mem_ctrls.wrPerTurnAround::30 0.48737600000000003
system.mem_ctrls.wrPerTurnAround::31 0.124969
system.mem_ctrls.wrPerTurnAround::33 0.117787
system.mem_ctrls.wrPerTurnAround::34 0.13707799999999998
system.mem_ctrls.wrPerTurnAround::35 0.10239699999999999
system.mem_ctrls.wrPerTurnAround::37 0.091111
system.mem_ctrls.wrPerTurnAround::38 0.089059
system.mem_ctrls.wrPerTurnAround::39 0.07674700000000001
system.mem_ctrls.wrPerTurnAround::46 0.061356999999999995
system.mem_ctrls.wrPerTurnAround::48 0.054175
system.mem_ctrls.wrPerTurnAround::56 0.037759
system.mem_ctrls.wrPerTurnAround::57 0.032629
system.mem_ctrls.rdPerTurnAround::1024-1535 0.731581
system.mem_ctrls.rdPerTurnAround::1536-2047 0.021342
system.mem_ctrls.rdPerTurnAround::12800-13311 0.002873
system.l2.UpgradeReq.misses::switch_cpus.data 0.002873
system.l2.UpgradeReq.misses::total 0.002873
system.l2.UpgradeReq.missLatency::switch_cpus.data 84.7535
system.l2.UpgradeReq.missLatency::total 84.7535
system.l2.UpgradeReq.missRate::switch_cpus.data 0.002873
system.l2.UpgradeReq.missRate::total 0.002873
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 84.7535
system.l2.UpgradeReq.avgMissLatency::total 84.7535
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 0.002873
system.l2.UpgradeReq.mshrMisses::total 0.002873
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 56.023500000000006
system.l2.UpgradeReq.mshrMissLatency::total 56.023500000000006
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.002873
system.l2.UpgradeReq.mshrMissRate::total 0.002873
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 56.023500000000006
system.l2.UpgradeReq.avgMshrMissLatency::total 56.023500000000006
system.mem_ctrls.rdPerTurnAround::160-191 4.72358
system.mem_ctrls.rdPerTurnAround::352-383 0.082495
system.mem_ctrls.rdPerTurnAround::640-671 0.391956
system.mem_ctrls.rdPerTurnAround::768-799 0.002873
system.mem_ctrls.wrPerTurnAround::16-19 533.081648
system.mem_ctrls.wrPerTurnAround::20-23 8.607674000000001
system.mem_ctrls.wrPerTurnAround::24-27 2.98155
system.mem_ctrls.wrPerTurnAround::28-31 1.795827
system.mem_ctrls.wrPerTurnAround::32-35 1.5746060000000002
system.mem_ctrls.wrPerTurnAround::36-39 0.8947330000000001
system.mem_ctrls.wrPerTurnAround::44-47 0.42520399999999997
system.mem_ctrls.wrPerTurnAround::48-51 0.490255
system.mem_ctrls.wrPerTurnAround::64-67 0.10630099999999999
system.mem_ctrls.wrPerTurnAround::80-83 0.045968
system.mem_ctrls.wrPerTurnAround::112-115 0.02873
system.mem_ctrls.wrPerTurnAround::168-171 0.002873
system.mem_ctrls.wrPerTurnAround::176-179 0.011492
system.membus.transDist::UpgradeReq 0.002873
system.mem_ctrls.rdPerTurnAround::1024-2047 0.586696
system.mem_ctrls.rdPerTurnAround::20480-21503 0.026267
system.mem_ctrls.rdPerTurnAround::0-15 47.972441
system.mem_ctrls.rdPerTurnAround::16-31 338.887822
system.mem_ctrls.rdPerTurnAround::32-47 178.052098
system.mem_ctrls.rdPerTurnAround::48-63 75.094713
system.mem_ctrls.rdPerTurnAround::64-79 30.998765
system.mem_ctrls.rdPerTurnAround::80-95 14.764342000000001
system.mem_ctrls.rdPerTurnAround::96-111 7.716782
system.mem_ctrls.rdPerTurnAround::112-127 4.821454
system.mem_ctrls.rdPerTurnAround::128-143 3.370403
system.mem_ctrls.rdPerTurnAround::144-159 1.47117
system.mem_ctrls.rdPerTurnAround::160-175 1.11061
system.mem_ctrls.rdPerTurnAround::176-191 1.078599
system.mem_ctrls.rdPerTurnAround::192-207 0.5401199999999999
system.mem_ctrls.rdPerTurnAround::208-223 0.659759
system.mem_ctrls.rdPerTurnAround::224-239 0.643752
system.mem_ctrls.rdPerTurnAround::240-255 0.319106
system.mem_ctrls.rdPerTurnAround::256-271 0.28483499999999995
system.mem_ctrls.rdPerTurnAround::272-287 0.26328799999999997
system.mem_ctrls.rdPerTurnAround::288-303 0.289144
system.mem_ctrls.rdPerTurnAround::304-319 0.060333
system.mem_ctrls.rdPerTurnAround::320-335 0.079623
system.mem_ctrls.rdPerTurnAround::336-351 0.025856999999999998
system.mem_ctrls.rdPerTurnAround::352-367 0.043095
system.mem_ctrls.rdPerTurnAround::384-399 0.010671
system.mem_ctrls.rdPerTurnAround::400-415 0.008619
system.mem_ctrls.rdPerTurnAround::416-431 0.008619
system.mem_ctrls.rdPerTurnAround::432-447 0.017238
system.mem_ctrls.rdPerTurnAround::464-479 0.008619
system.mem_ctrls.rdPerTurnAround::496-511 0.008619
system.mem_ctrls.wrPerTurnAround::40-43 0.7246110000000001
system.mem_ctrls.wrPerTurnAround::52-55 0.224094
system.mem_ctrls.wrPerTurnAround::56-59 0.25343899999999997
system.mem_ctrls.wrPerTurnAround::60-63 0.14652300000000001
system.mem_ctrls.wrPerTurnAround::68-71 0.048841
system.mem_ctrls.wrPerTurnAround::72-75 0.19597900000000001
system.mem_ctrls.wrPerTurnAround::76-79 0.127027
system.mem_ctrls.wrPerTurnAround::84-87 0.10342799999999999
system.mem_ctrls.wrPerTurnAround::88-91 0.071825
system.mem_ctrls.wrPerTurnAround::92-95 0.025856999999999998
system.mem_ctrls.wrPerTurnAround::96-99 0.051713999999999996
system.mem_ctrls.wrPerTurnAround::100-103 0.066079
system.mem_ctrls.wrPerTurnAround::104-107 0.034476
system.mem_ctrls.wrPerTurnAround::108-111 0.017238
system.mem_ctrls.wrPerTurnAround::116-119 0.034476
system.mem_ctrls.wrPerTurnAround::120-123 0.060333
system.mem_ctrls.wrPerTurnAround::124-127 0.008619
system.mem_ctrls.wrPerTurnAround::128-131 0.025856999999999998
system.mem_ctrls.wrPerTurnAround::132-135 0.034476
system.mem_ctrls.wrPerTurnAround::136-139 0.017238
system.mem_ctrls.wrPerTurnAround::140-143 0.031603
system.mem_ctrls.wrPerTurnAround::144-147 0.008619
system.mem_ctrls.wrPerTurnAround::148-151 0.017238
system.mem_ctrls.wrPerTurnAround::152-155 0.008619
system.mem_ctrls.wrPerTurnAround::164-167 0.025856999999999998
system.mem_ctrls.wrPerTurnAround::172-175 0.008619
system.mem_ctrls.wrPerTurnAround::184-187 0.008619
system.mem_ctrls.wrPerTurnAround::188-191 0.017238
system.mem_ctrls.wrPerTurnAround::192-195 0.008619
system.mem_ctrls.wrPerTurnAround::208-211 0.017238
system.mem_ctrls.wrPerTurnAround::212-215 0.008619
system.mem_ctrls.wrPerTurnAround::216-219 0.075313
system.mem_ctrls.wrPerTurnAround::224-227 0.017238
system.mem_ctrls.wrPerTurnAround::244-247 0.008619
system.mem_ctrls.wrPerTurnAround::252-255 0.008619
system.mem_ctrls.rdPerTurnAround::19456-20479 0.044326
system.mem_ctrls.wrPerTurnAround::16-31 355.394668
system.mem_ctrls.wrPerTurnAround::32-47 5.032878
system.mem_ctrls.wrPerTurnAround::48-63 2.320972
system.mem_ctrls.wrPerTurnAround::64-79 0.971894
system.mem_ctrls.wrPerTurnAround::144-159 0.099118
system.mem_ctrls.wrPerTurnAround::176-191 0.08290600000000001
system.mem_ctrls.wrPerTurnAround::736-751 0.012928
system.mem_ctrls.rdPerTurnAround::18432-19455 0.068951
system.mem_ctrls.rdPerTurnAround::128-135 1.026881
system.mem_ctrls.rdPerTurnAround::192-199 0.066694
system.l2.demandMshrHits::switch_cpus.inst 1.7034679999999998
system.l2.demandMshrHits::total 1.7360969999999998
system.l2.overallMshrHits::switch_cpus.inst 1.7034679999999998
system.l2.overallMshrHits::total 1.7360969999999998
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 1.7034679999999998
system.l2.ReadCleanReq.mshrHits::total 1.7034679999999998
system.mem_ctrls.rdPerTurnAround::0-127 4.048596
system.mem_ctrls.rdPerTurnAround::128-255 0.002052
system.mem_ctrls.rdPerTurnAround::2304-2431 0.001026
system.mem_ctrls.wrPerTurnAround::32 0.07182
system.mem_ctrls.wrPerTurnAround::36 0.067716
system.mem_ctrls.wrPerTurnAround::40 0.047196
system.mem_ctrls.wrPerTurnAround::42 0.029754
system.mem_ctrls.wrPerTurnAround::43 0.167451
system.mem_ctrls.wrPerTurnAround::44 0.034884
system.mem_ctrls.wrPerTurnAround::45 0.021546
system.mem_ctrls.wrPerTurnAround::47 0.027702
system.mem_ctrls.wrPerTurnAround::49 0.016416
system.mem_ctrls.wrPerTurnAround::50 0.018468
system.mem_ctrls.wrPerTurnAround::51 0.012312
system.mem_ctrls.wrPerTurnAround::52 0.01026
system.mem_ctrls.wrPerTurnAround::53 0.00513
system.mem_ctrls.wrPerTurnAround::54 0.008208
system.mem_ctrls.wrPerTurnAround::55 0.007182
system.mem_ctrls.wrPerTurnAround::58 0.002052
system.mem_ctrls.wrPerTurnAround::59 0.001026
system.mem_ctrls.wrPerTurnAround::61 0.001026
system.mem_ctrls.wrPerTurnAround::62 0.002052
system.mem_ctrls.wrPerTurnAround::63 0.001026
system.mem_ctrls.rdPerTurnAround::368-383 0.001026
system.mem_ctrls.rdPerTurnAround::384-415 0.055407
system.mem_ctrls.rdPerTurnAround::448-479 0.018469
system.mem_ctrls.rdPerTurnAround::544-575 0.018469
system.mem_ctrls.rdPerTurnAround::576-607 0.018469
system.mem_ctrls.rdPerTurnAround::800-831 0.018469
system.mem_ctrls.rdPerTurnAround::896-927 0.018469
system.mem_ctrls.rdPerTurnAround::22528-23551 0.117176
system.mem_ctrls.wrPerTurnAround::16-17 374.514636
system.mem_ctrls.wrPerTurnAround::18-19 198.782215
system.mem_ctrls.wrPerTurnAround::20-21 4.762573
system.mem_ctrls.wrPerTurnAround::22-23 1.165811
system.mem_ctrls.wrPerTurnAround::24-25 0.735685
system.mem_ctrls.wrPerTurnAround::26-27 0.117176
system.mem_ctrls.wrPerTurnAround::28-29 0.117176
system.mem_ctrls.wrPerTurnAround::30-31 0.149805
system.mem_ctrls.wrPerTurnAround::32-33 0.416786
system.mem_ctrls.wrPerTurnAround::34-35 0.234352
system.mem_ctrls.wrPerTurnAround::38-39 0.117176
system.mem_ctrls.wrPerTurnAround::40-41 0.351528
system.mem_ctrls.wrPerTurnAround::42-43 0.351528
system.mem_ctrls.wrPerTurnAround::44-45 0.117176
system.mem_ctrls.wrPerTurnAround::54-55 0.149805
system.mem_ctrls.wrPerTurnAround::56-57 0.117176
system.mem_ctrls.wrPerTurnAround::62-63 0.117176
system.mem_ctrls.wrPerTurnAround::76-77 0.117176
system.mem_ctrls.wrPerTurnAround::78-79 0.117176
system.l2.InvalidateReq.misses::cpu.data 0.06258999999999999
system.l2.InvalidateReq.accesses::cpu.data 0.06258999999999999
system.l2.InvalidateReq.missRate::cpu.data 0.012518
system.mem_ctrls.rdPerTurnAround::9216-9727 0.012518
system.membus.transDist::InvalidateResp 0.06258999999999999
system.mem_ctrls.rdPerTurnAround::152-159 0.30473999999999996
system.mem_ctrls.rdPerTurnAround::160-167 0.41329699999999997
system.mem_ctrls.rdPerTurnAround::168-175 0.292222
system.mem_ctrls.rdPerTurnAround::184-191 0.425815
system.mem_ctrls.wrPerTurnAround::80-95 0.42623
system.mem_ctrls.wrPerTurnAround::96-111 0.300844
system.mem_ctrls.wrPerTurnAround::112-127 0.24441000000000002
system.mem_ctrls.wrPerTurnAround::128-143 0.190644
system.mem_ctrls.wrPerTurnAround::192-207 0.041248
system.mem_ctrls.wrPerTurnAround::224-239 0.029755999999999998
system.mem_ctrls.wrPerTurnAround::240-255 0.05274
system.mem_ctrls.wrPerTurnAround::272-287 0.069978
system.mem_ctrls.wrPerTurnAround::320-335 0.012518
system.mem_ctrls.wrPerTurnAround::400-415 0.012518
system.mem_ctrls.wrPerTurnAround::464-479 0.012518
system.mem_ctrls.wrPerTurnAround::560-575 0.012518
system.mem_ctrls.wrPerTurnAround::720-735 0.012518
system.mem_ctrls.wrPerTurnAround::800-815 0.012518
system.mem_ctrls.wrPerTurnAround::56-63 1.23536
system.mem_ctrls.wrPerTurnAround::64-71 0.511792
system.mem_ctrls.wrPerTurnAround::80-87 0.317664
system.mem_ctrls.wrPerTurnAround::88-95 0.405904
system.mem_ctrls.wrPerTurnAround::104-111 0.21177600000000002
system.mem_ctrls.wrPerTurnAround::120-127 0.158832
system.mem_ctrls.wrPerTurnAround::128-135 0.17648
system.mem_ctrls.wrPerTurnAround::136-143 0.10588800000000001
system.mem_ctrls.wrPerTurnAround::144-151 0.141184
system.mem_ctrls.wrPerTurnAround::152-159 0.070592
system.mem_ctrls.wrPerTurnAround::160-167 0.158832
system.mem_ctrls.wrPerTurnAround::176-183 0.070592
system.mem_ctrls.wrPerTurnAround::184-191 0.052944000000000005
system.mem_ctrls.wrPerTurnAround::192-199 0.035296
system.mem_ctrls.wrPerTurnAround::200-207 0.052944000000000005
system.mem_ctrls.wrPerTurnAround::208-215 0.10588800000000001
system.mem_ctrls.wrPerTurnAround::216-223 0.052944000000000005
system.mem_ctrls.wrPerTurnAround::224-231 0.017648
system.mem_ctrls.wrPerTurnAround::232-239 0.017648
system.mem_ctrls.wrPerTurnAround::240-247 0.08824
system.mem_ctrls.wrPerTurnAround::248-255 0.070592
system.mem_ctrls.wrPerTurnAround::272-279 0.017648
system.mem_ctrls.wrPerTurnAround::280-287 0.017648
system.mem_ctrls.wrPerTurnAround::288-295 0.052944000000000005
system.mem_ctrls.wrPerTurnAround::312-319 0.017648
system.mem_ctrls.rdPerTurnAround::2048-2559 0.030782
system.mem_ctrls.rdPerTurnAround::11776-12287 0.030782
system.mem_ctrls.rdPerTurnAround::176-183 0.267186
system.mem_ctrls.rdPerTurnAround::24576-25599 0.001847
system.mem_ctrls.rdPerTurnAround::0-255 66.190939
system.mem_ctrls.rdPerTurnAround::256-511 0.41742199999999996
system.mem_ctrls.rdPerTurnAround::512-767 0.099738
system.mem_ctrls.rdPerTurnAround::768-1023 0.042481
system.mem_ctrls.rdPerTurnAround::1024-1279 0.014776
system.mem_ctrls.rdPerTurnAround::1280-1535 0.029552
system.mem_ctrls.rdPerTurnAround::1536-1791 0.005541
system.mem_ctrls.rdPerTurnAround::1792-2047 0.007388
system.mem_ctrls.rdPerTurnAround::2048-2303 0.003694
system.mem_ctrls.rdPerTurnAround::2304-2559 0.003694
system.mem_ctrls.rdPerTurnAround::2560-2815 0.001847
system.mem_ctrls.rdPerTurnAround::2816-3071 0.005541
system.mem_ctrls.rdPerTurnAround::3072-3327 0.005541
system.mem_ctrls.rdPerTurnAround::3328-3583 0.001847
system.mem_ctrls.rdPerTurnAround::3584-3839 0.001847
system.mem_ctrls.rdPerTurnAround::4096-4351 0.001847
system.mem_ctrls.rdPerTurnAround::4352-4607 0.001847
system.mem_ctrls.rdPerTurnAround::7680-7935 0.001847
system.l2.demandMshrHits::switch_cpus.data 0.032629
system.l2.overallMshrHits::switch_cpus.data 0.032629
system.l2.ReadSharedReq.mshrHits::switch_cpus.data 0.032629
system.l2.ReadSharedReq.mshrHits::total 0.032629
system.mem_ctrls.wrPerTurnAround::104-105 0.032629
system.mem_ctrls.rdPerTurnAround::10240-10751 0.005746
system.mem_ctrls.rdPerTurnAround::0-3 25.966174000000002
system.mem_ctrls.rdPerTurnAround::4-7 2.286908
system.mem_ctrls.rdPerTurnAround::8-11 3.41887
system.mem_ctrls.rdPerTurnAround::12-15 10.25661
system.mem_ctrls.rdPerTurnAround::16-19 43.807504
system.mem_ctrls.rdPerTurnAround::20-23 13.595036
system.mem_ctrls.rdPerTurnAround::24-27 5.194384
system.mem_ctrls.rdPerTurnAround::28-31 2.286908
system.mem_ctrls.rdPerTurnAround::32-35 1.126216
system.mem_ctrls.rdPerTurnAround::36-39 0.71825
system.mem_ctrls.rdPerTurnAround::40-43 0.413712
system.mem_ctrls.rdPerTurnAround::44-47 0.275808
system.mem_ctrls.rdPerTurnAround::48-51 0.195364
system.mem_ctrls.rdPerTurnAround::52-55 0.17238
system.mem_ctrls.rdPerTurnAround::56-59 0.091936
system.mem_ctrls.rdPerTurnAround::60-63 0.068952
system.mem_ctrls.rdPerTurnAround::64-67 0.074698
system.mem_ctrls.rdPerTurnAround::68-71 0.040222
system.mem_ctrls.rdPerTurnAround::72-75 0.045968
system.mem_ctrls.rdPerTurnAround::76-79 0.017238
system.mem_ctrls.rdPerTurnAround::80-83 0.005746
system.mem_ctrls.rdPerTurnAround::84-87 0.028730000000000002
system.mem_ctrls.rdPerTurnAround::88-91 0.005746
system.mem_ctrls.rdPerTurnAround::92-95 0.011492
system.mem_ctrls.rdPerTurnAround::100-103 0.005746
system.mem_ctrls.rdPerTurnAround::104-107 0.005746
system.mem_ctrls.wrPerTurnAround::160-175 0.08619
system.mem_ctrls.wrPerTurnAround::208-223 0.051714
system.mem_ctrls.wrPerTurnAround::256-271 0.017238
system.mem_ctrls.wrPerTurnAround::288-303 0.040222
system.mem_ctrls.wrPerTurnAround::304-319 0.022984
system.mem_ctrls.wrPerTurnAround::336-351 0.005746
system.mem_ctrls.wrPerTurnAround::352-367 0.017238
system.mem_ctrls.wrPerTurnAround::368-383 0.005746
system.mem_ctrls.wrPerTurnAround::384-399 0.011492
system.mem_ctrls.wrPerTurnAround::432-447 0.005746
system.mem_ctrls.wrPerTurnAround::448-463 0.005746
system.mem_ctrls.wrPerTurnAround::480-495 0.005746
system.mem_ctrls.wrPerTurnAround::656-671 0.005746
system.mem_ctrls.wrPerTurnAround::0-31 42.880742999999995
system.mem_ctrls.wrPerTurnAround::32-63 1.39934
system.mem_ctrls.wrPerTurnAround::64-95 0.643245
system.mem_ctrls.wrPerTurnAround::96-127 0.331779
system.mem_ctrls.wrPerTurnAround::128-159 0.46494199999999997
system.mem_ctrls.wrPerTurnAround::160-191 0.09479399999999999
system.mem_ctrls.wrPerTurnAround::192-223 0.063196
system.mem_ctrls.wrPerTurnAround::224-255 0.065453
system.mem_ctrls.wrPerTurnAround::256-287 0.042883
system.mem_ctrls.wrPerTurnAround::288-319 0.013541999999999998
system.mem_ctrls.wrPerTurnAround::320-351 0.004514
system.mem_ctrls.wrPerTurnAround::352-383 0.013541999999999998
system.mem_ctrls.wrPerTurnAround::384-415 0.011285
system.mem_ctrls.wrPerTurnAround::416-447 0.004514
system.mem_ctrls.wrPerTurnAround::480-511 0.002257
system.mem_ctrls.wrPerTurnAround::576-607 0.002257
system.mem_ctrls.wrPerTurnAround::608-639 0.002257
system.mem_ctrls.wrPerTurnAround::672-703 0.002257
system.mem_ctrls.wrPerTurnAround::768-799 0.002257
system.mem_ctrls.wrPerTurnAround::832-863 0.002257
system.mem_ctrls.wrPerTurnAround::864-895 0.002257
system.mem_ctrls.wrPerTurnAround::896-927 0.002257
system.mem_ctrls.wrPerTurnAround::1024-1055 0.002257
system.mem_ctrls.wrPerTurnAround::1056-1087 0.002257
CPI 1.599806702587222

Per-Address PND Load Violations:
