<?xml version="1.0"?>
<dblpperson name="Farhad Merchant" pid="141/0649" n="35">
<person key="homepages/141/0649" mdate="2018-03-12">
<author pid="141/0649">Farhad Merchant</author>
<url>https://orcid.org/0000-0002-3708-5621</url>
</person>
<r><article publtype="informal" key="journals/corr/abs-2101-01416" mdate="2021-01-21">
<author pid="123/2393">Ihsen Alouani</author>
<author pid="216/4196">Anouar Ben Khalifa</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="14/6306">Rainer Leupers</author>
<title>An Investigation on Inherent Robustness of Posit Data Representation.</title>
<year>2021</year>
<volume>abs/2101.01416</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2101.01416</ee>
<url>db/journals/corr/corr2101.html#abs-2101-01416</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2101-05591" mdate="2021-01-22">
<author pid="141/0649">Farhad Merchant</author>
<author pid="152/5269">Dominik Sisejkovic</author>
<author pid="266/2490">Lennart M. Reimann</author>
<author pid="283/5807">Kirthihan Yasotharan</author>
<author pid="135/5626">Thomas Grass</author>
<author pid="14/6306">Rainer Leupers</author>
<title>ANDROMEDA: An FPGA Based RISC-V MPSoC Exploration Framework.</title>
<year>2021</year>
<volume>abs/2101.05591</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2101.05591</ee>
<url>db/journals/corr/corr2101.html#abs-2101-05591</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2101-06665" mdate="2021-01-22">
<author pid="73/3099">Vinay Saxena</author>
<author pid="283/5497">Ankitha Reddy</author>
<author pid="234/1681">Jonathan Neudorfer</author>
<author pid="44/4606">John L. Gustafson</author>
<author pid="99/7251">Sangeeth Nambiar</author>
<author pid="14/6306">Rainer Leupers</author>
<author pid="141/0649">Farhad Merchant</author>
<title>Brightening the Optical Flow through Posit Arithmetic.</title>
<year>2021</year>
<volume>abs/2101.06665</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2101.06665</ee>
<url>db/journals/corr/corr2101.html#abs-2101-06665</url>
</article>
</r>
<r><article key="journals/access/VrecaSGMBLB20" mdate="2020-10-26">
<author orcid="0000-0002-0157-3623" pid="275/4092">Jure Vreca</author>
<author pid="275/4069">Karl J. X. Sturm</author>
<author orcid="0000-0003-0523-516X" pid="275/4182">Ernest Gungl</author>
<author orcid="0000-0002-4489-5999" pid="141/0649">Farhad Merchant</author>
<author pid="b/PaoloBientinesi">Paolo Bientinesi</author>
<author pid="14/6306">Rainer Leupers</author>
<author orcid="0000-0003-4167-1882" pid="94/5214">Zmago Brezocnik</author>
<title>Accelerating Deep Learning Inference in Constrained Embedded Devices Using Hardware Loops and a Dot Product Unit.</title>
<pages>165913-165926</pages>
<year>2020</year>
<volume>8</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2020.3022824</ee>
<url>db/journals/access/access8.html#VrecaSGMBLB20</url>
</article>
</r>
<r><inproceedings key="conf/arcs/SisejkovicMRLK20" mdate="2020-07-22">
<author pid="152/5269">Dominik Sisejkovic</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="266/2490">Lennart M. Reimann</author>
<author pid="14/6306">Rainer Leupers</author>
<author pid="240/9115">Sascha Kegrei&#223;</author>
<title>Scaling Logic Locking Schemes to Multi-module Hardware Designs.</title>
<pages>138-152</pages>
<year>2020</year>
<booktitle>ARCS</booktitle>
<ee>https://doi.org/10.1007/978-3-030-52794-5_11</ee>
<crossref>conf/arcs/2020</crossref>
<url>db/conf/arcs/arcs2020.html#SisejkovicMRLK20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/GuntoroPMDGLLN20" mdate="2020-10-25">
<author pid="95/6393">Andre Guntoro</author>
<author orcid="0000-0002-1463-6822" pid="268/2353">Cecilia De la Parra</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="74/1204">Florent de Dinechin</author>
<author pid="44/4606">John L. Gustafson</author>
<author pid="86/4036">Martin Langhammer</author>
<author pid="14/6306">Rainer Leupers</author>
<author pid="99/7251">Sangeeth Nambiar</author>
<title>Next Generation Arithmetic for Edge Computing.</title>
<pages>1357-1365</pages>
<year>2020</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE48585.2020.9116196</ee>
<crossref>conf/date/2020</crossref>
<url>db/conf/date/date2020.html#GuntoroPMDGLLN20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/scopes/SisejkovicMRLGK20" mdate="2020-06-02">
<author pid="152/5269">Dominik Sisejkovic</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="266/2490">Lennart M. Reimann</author>
<author pid="14/6306">Rainer Leupers</author>
<author pid="266/2444">Massimiliano Giacometti</author>
<author pid="240/9115">Sascha Kegrei&#223;</author>
<title>A secure hardware-software solution based on RISC-V, logic locking and microkernel.</title>
<pages>62-65</pages>
<year>2020</year>
<booktitle>SCOPES</booktitle>
<ee>https://doi.org/10.1145/3378678.3391886</ee>
<crossref>conf/scopes/2020</crossref>
<url>db/conf/scopes/scopes2020.html#SisejkovicMRLGK20</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-2006-00364" mdate="2020-06-08">
<author pid="266/7317">Riya Jain</author>
<author pid="266/7745">Niraj Sharma</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="69/538">Sachin Patkar</author>
<author pid="14/6306">Rainer Leupers</author>
<title>CLARINET: A RISC-V Based Framework for Posit Arithmetic Empiricism.</title>
<year>2020</year>
<volume>abs/2006.00364</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2006.00364</ee>
<url>db/journals/corr/corr2006.html#abs-2006-00364</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2010-12869" mdate="2020-11-02">
<author pid="277/5119">Suresh Nambi</author>
<author pid="218/1191">Salim Ullah</author>
<author pid="277/5288">Aditya Lohana</author>
<author pid="179/2952">Siva Satyendra Sahoo</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="29/414">Akash Kumar 0001</author>
<title>ExPAN(N)D: Exploring Posits for Efficient Artificial Neural Network Design in FPGA-based Systems.</title>
<year>2020</year>
<volume>abs/2010.12869</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2010.12869</ee>
<url>db/journals/corr/corr2010.html#abs-2010-12869</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2011-10389" mdate="2020-11-25">
<author pid="152/5269">Dominik Sisejkovic</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="266/2490">Lennart M. Reimann</author>
<author pid="177/4674">Harshit Srivastava</author>
<author pid="198/1567">Ahmed Hallawa</author>
<author pid="14/6306">Rainer Leupers</author>
<title>Challenging the Security of Logic Locking Schemes in the Era of Deep Learning: A Neuroevolutionary Approach.</title>
<year>2020</year>
<volume>abs/2011.10389</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2011.10389</ee>
<url>db/journals/corr/corr2011.html#abs-2011-10389</url>
</article>
</r>
<r><inproceedings key="conf/ets/SisejkovicMLAK19" mdate="2019-08-13">
<author pid="152/5269">Dominik Sisejkovic</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="14/6306">Rainer Leupers</author>
<author pid="02/5336">Gerd Ascheid</author>
<author pid="240/9115">Sascha Kegreiss</author>
<title>Inter-Lock: Logic Encryption for Processor Cores Beyond Module Boundaries.</title>
<pages>1-6</pages>
<year>2019</year>
<booktitle>ETS</booktitle>
<ee>https://doi.org/10.1109/ETS.2019.8791528</ee>
<crossref>conf/ets/2019</crossref>
<url>db/conf/ets/ets2019.html#SisejkovicMLAK19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/SisejkovicMLAK19" mdate="2019-05-16">
<author pid="152/5269">Dominik Sisejkovic</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="14/6306">Rainer Leupers</author>
<author pid="02/5336">Gerd Ascheid</author>
<author pid="240/9115">Sascha Kegreiss</author>
<title>Control-Lock: Securing Processor Cores Against Software-Controlled Hardware Trojans.</title>
<pages>27-32</pages>
<year>2019</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/3299874.3317983</ee>
<crossref>conf/glvlsi/2019</crossref>
<url>db/conf/glvlsi/glvlsi2019.html#SisejkovicMLAK19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/socc/SisejkovicML19" mdate="2020-05-19">
<author pid="152/5269">Dominik Sisejkovic</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="14/6306">Rainer Leupers</author>
<title>Protecting the Integrity of Processor Cores with Logic Encryption.</title>
<pages>424-425</pages>
<year>2019</year>
<booktitle>SoCC</booktitle>
<ee>https://doi.org/10.1109/SOCC46988.2019.1570564157</ee>
<crossref>conf/socc/2019</crossref>
<url>db/conf/socc/socc2019.html#SisejkovicML19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi-dat/SisejkovicMLAK19" mdate="2019-06-27">
<author pid="152/5269">Dominik Sisejkovic</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="14/6306">Rainer Leupers</author>
<author pid="02/5336">Gerd Ascheid</author>
<author pid="243/5216">Volker Kiefer</author>
<title>A Critical Evaluation of the Paradigm Shift in the Design of Logic Encryption Algorithms.</title>
<pages>1-4</pages>
<year>2019</year>
<booktitle>VLSI-DAT</booktitle>
<ee>https://doi.org/10.1109/VLSI-DAT.2019.8741531</ee>
<crossref>conf/vlsi-dat/2019</crossref>
<url>db/conf/vlsi-dat/vlsi-dat2019.html#SisejkovicMLAK19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MerchantVCRNNL19" mdate="2019-05-20">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="14/6306">Rainer Leupers</author>
<title>A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design.</title>
<pages>64-69</pages>
<year>2019</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2019.00030</ee>
<crossref>conf/vlsid/2019</crossref>
<url>db/conf/vlsid/vlsid2019.html#MerchantVCRNNL19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MerchantVCRNNL19a" mdate="2019-05-20">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="14/6306">Rainer Leupers</author>
<title>Applying Modified Householder Transform to Kalman Filter.</title>
<pages>431-436</pages>
<year>2019</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2019.00092</ee>
<crossref>conf/vlsid/2019</crossref>
<url>db/conf/vlsid/vlsid2019.html#MerchantVCRNNL19a</url>
</inproceedings>
</r>
<r><article key="journals/tpds/MerchantVCRNN18" mdate="2020-10-02">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author orcid="0000-0002-8818-6983" pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Efficient Realization of Householder Transform Through Algorithm-Architecture Co-Design for Acceleration of QR Factorization.</title>
<pages>1707-1720</pages>
<year>2018</year>
<volume>29</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TPDS.2018.2803820</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2018.2803820</ee>
<url>db/journals/tpds/tpds29.html#MerchantVCRNN18</url>
</article>
</r>
<r><inproceedings key="conf/arc/MerchantVCRNN18" mdate="2018-04-26">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Achieving Efficient Realization of Kalman Filter on CGRA Through Algorithm-Architecture Co-design.</title>
<pages>119-131</pages>
<year>2018</year>
<booktitle>ARC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-78890-6_10</ee>
<crossref>conf/arc/2018</crossref>
<url>db/conf/arc/arc2018.html#MerchantVCRNN18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/ChaurasiyaGSNNN18" mdate="2020-06-25">
<author pid="234/1612">Rohit Chaurasiya</author>
<author pid="44/4606">John L. Gustafson</author>
<author pid="116/4710">Rahul Shrestha</author>
<author pid="234/1681">Jonathan Neudorfer</author>
<author pid="99/7251">Sangeeth Nambiar</author>
<author pid="234/1610">Kaustav Niyogi</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="14/6306">Rainer Leupers</author>
<title>Parameterized Posit Arithmetic Hardware Generator.</title>
<pages>334-341</pages>
<year>2018</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2018.00057</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2018.00057</ee>
<crossref>conf/iccd/2018</crossref>
<url>db/conf/iccd/iccd2018.html#ChaurasiyaGSNNN18</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1802-03650" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Achieving Efficient Realization of Kalman Filter on CGRA through Algorithm-Architecture Co-design.</title>
<year>2018</year>
<volume>abs/1802.03650</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1802.03650</ee>
<url>db/journals/corr/corr1802.html#abs-1802-03650</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-1803-05320" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="14/6306">Rainer Leupers</author>
<title>Efficient Realization of Givens Rotation through Algorithm-Architecture Co-design for Acceleration of QR Factorization.</title>
<year>2018</year>
<volume>abs/1803.05320</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1803.05320</ee>
<url>db/journals/corr/corr1803.html#abs-1803-05320</url>
</article>
</r>
<r><article key="journals/ppl/MerchantCRNN17" mdate="2020-03-24">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design.</title>
<pages>1750006:1-1750006:17</pages>
<year>2017</year>
<volume>27</volume>
<journal>Parallel Process. Lett.</journal>
<number>3-4</number>
<ee>https://doi.org/10.1142/S0129626417500062</ee>
<url>db/journals/ppl/ppl27.html#MerchantCRNN17</url>
</article>
</r>
<r><inproceedings key="conf/vlsi/BhattacharjeeMC16" mdate="2017-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Enabling in-memory computation of binary BLAS using ReRAM crossbar arrays.</title>
<pages>1-6</pages>
<year>2016</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2016.7753568</ee>
<crossref>conf/vlsi/2016soc</crossref>
<url>db/conf/vlsi/vlsisoc2016.html#BhattacharjeeMC16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MerchantVCRNN16" mdate="2017-06-05">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Achieving Efficient QR Factorization by Algorithm-Architecture Co-design of Householder Transformation.</title>
<pages>98-103</pages>
<year>2016</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2016.109</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2016.109</ee>
<crossref>conf/vlsid/2016</crossref>
<url>db/conf/vlsid/vlsid2016.html#MerchantVCRNN16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MerchantCNN16" mdate="2017-06-05">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="177/6025">Nimash Choudhary</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Efficient Realization of Table Look-Up Based Double Precision Floating Point Arithmetic.</title>
<pages>415-420</pages>
<year>2016</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2016.113</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2016.113</ee>
<crossref>conf/vlsid/2016</crossref>
<url>db/conf/vlsid/vlsid2016.html#MerchantCNN16</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/MerchantVCRNN16" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Accelerating BLAS on Custom Architecture through Algorithm-Architecture Co-design.</title>
<year>2016</year>
<volume>abs/1610.06385</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1610.06385</ee>
<url>db/journals/corr/corr1610.html#MerchantVCRNN16</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/MerchantCRNN16" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design.</title>
<year>2016</year>
<volume>abs/1610.08705</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1610.08705</ee>
<url>db/journals/corr/corr1610.html#MerchantCRNN16</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/MerchantVCRNN16a" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Efficient Realization of Householder Transform through Algorithm-Architecture Co-design for Acceleration of QR Factorization.</title>
<year>2016</year>
<volume>abs/1612.04470</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1612.04470</ee>
<url>db/journals/corr/corr1612.html#MerchantVCRNN16a</url>
</article>
</r>
<r><inproceedings key="conf/vlsid/MerchantMMVMCSG15" mdate="2017-06-05">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="133/4270">Arka Maity</author>
<author pid="150/8223">Mahesh Mahadurkar</author>
<author pid="119/8506">Kapil Vatwani</author>
<author pid="150/8354">Ishan Munje</author>
<author pid="150/8195">Madhava Krishna C</author>
<author pid="150/8286">Nalesh Sivanandan</author>
<author pid="141/0590">Nandhini Gopalan</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Micro-architectural Enhancements in Distributed Memory CGRAs for LU and QR Factorizations.</title>
<pages>153-158</pages>
<year>2015</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2015.31</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.31</ee>
<crossref>conf/vlsid/2015</crossref>
<url>db/conf/vlsid/vlsid2015.html#MerchantMMVMCSG15</url>
</inproceedings>
</r>
<r><article key="journals/jsa/DasMKSMNBPNN14" mdate="2020-02-24">
<author pid="27/7454">Saptarsi Das</author>
<author pid="150/8307">Kavitha T. Madhu</author>
<author pid="60/1949">Madhav Krishna</author>
<author pid="150/8286">Nalesh Sivanandan</author>
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="151/7938">Santhi Natarajan</author>
<author pid="151/7901">Ipsita Biswas</author>
<author pid="151/7904">Adithya Pulli</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>A framework for post-silicon realization of arbitrary instruction extensions on reconfigurable data-paths.</title>
<pages>592-614</pages>
<year>2014</year>
<volume>60</volume>
<journal>J. Syst. Archit.</journal>
<number>7</number>
<ee>https://doi.org/10.1016/j.sysarc.2014.06.002</ee>
<url>db/journals/jsa/jsa60.html#DasMKSMNBPNN14</url>
</article>
</r>
<r><inproceedings key="conf/asap/RakossyMANC14" mdate="2017-06-01">
<author pid="37/8121">Zolt&#225;n Endre R&#225;kossy</author>
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="141/5918">Axel Acosta Aponte</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Efficient and scalable CGRA-based implementation of Column-wise Givens Rotation.</title>
<pages>188-189</pages>
<year>2014</year>
<booktitle>ASAP</booktitle>
<ee>https://doi.org/10.1109/ASAP.2014.6868659</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ASAP.2014.6868659</ee>
<crossref>conf/asap/2014</crossref>
<url>db/conf/asap/asap2014.html#RakossyMANC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/samos/MahadurkarMMVMGNN14" mdate="2017-06-05">
<author pid="150/8223">Mahesh Mahadurkar</author>
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="133/4270">Arka Maity</author>
<author pid="119/8506">Kapil Vatwani</author>
<author pid="150/8354">Ishan Munje</author>
<author pid="141/0590">Nandhini Gopalan</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Co-exploration of NLA kernels and specification of Compute Elements in distributed memory CGRAs.</title>
<pages>225-232</pages>
<year>2014</year>
<booktitle>ICSAMOS</booktitle>
<ee>https://doi.org/10.1109/SAMOS.2014.6893215</ee>
<crossref>conf/samos/2014ic</crossref>
<url>db/conf/samos/samos2014ic.html#MahadurkarMMVMGNN14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/RakossyMANC14" mdate="2017-06-05">
<author pid="37/8121">Zolt&#225;n Endre R&#225;kossy</author>
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="141/5918">Axel Acosta Aponte</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Scalable and energy-efficient reconfigurable accelerator for column-wise givens rotation.</title>
<pages>1-6</pages>
<year>2014</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2014.7004166</ee>
<crossref>conf/vlsi/2014soc</crossref>
<url>db/conf/vlsi/vlsisoc2014.html#RakossyMANC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MerchantCGNNG14" mdate="2017-06-05">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="72/4356">Ganesh Garga</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="141/0590">Nandhini Gopalan</author>
<title>Efficient QR Decomposition Using Low Complexity Column-wise Givens Rotation (CGR).</title>
<pages>258-263</pages>
<year>2014</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2014.51</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.51</ee>
<crossref>conf/vlsid/2014</crossref>
<url>db/conf/vlsid/vlsid2014.html#MerchantCGNNG14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ised/BaluniMNB11" mdate="2021-01-15">
<author pid="233/8212">Alok Baluni</author>
<author pid="141/0649">Farhad Merchant</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="57/713">Srinivasan Balakrishnan</author>
<title>A Fully Pipelined Modular Multiple Precision Floating Point Multiplier with Vector Support.</title>
<pages>45-50</pages>
<year>2011</year>
<booktitle>ISED</booktitle>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISED.2011.14</ee>
<crossref>conf/ised/2011</crossref>
<url>db/conf/ised/ised2011.html#BaluniMNB11</url>
</inproceedings>
</r>
<coauthors n="63" nc="1">
<co c="0"><na f="a/Alouani:Ihsen" pid="123/2393">Ihsen Alouani</na></co>
<co c="0"><na f="a/Aponte:Axel_Acosta" pid="141/5918">Axel Acosta Aponte</na></co>
<co c="0"><na f="a/Ascheid:Gerd" pid="02/5336">Gerd Ascheid</na></co>
<co c="0"><na f="b/Balakrishnan:Srinivasan" pid="57/713">Srinivasan Balakrishnan</na></co>
<co c="0"><na f="b/Baluni:Alok" pid="233/8212">Alok Baluni</na></co>
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="0"><na f="b/Bientinesi:Paolo" pid="b/PaoloBientinesi">Paolo Bientinesi</na></co>
<co c="0"><na f="b/Biswas:Ipsita" pid="151/7901">Ipsita Biswas</na></co>
<co c="0"><na f="b/Brezocnik:Zmago" pid="94/5214">Zmago Brezocnik</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="c/Chaurasiya:Rohit" pid="234/1612">Rohit Chaurasiya</na></co>
<co c="0"><na f="c/Choudhary:Nimash" pid="177/6025">Nimash Choudhary</na></co>
<co c="0"><na f="d/Das:Saptarsi" pid="27/7454">Saptarsi Das</na></co>
<co c="0"><na f="d/Dinechin:Florent_de" pid="74/1204">Florent de Dinechin</na></co>
<co c="0"><na f="g/Garga:Ganesh" pid="72/4356">Ganesh Garga</na></co>
<co c="0"><na f="g/Giacometti:Massimiliano" pid="266/2444">Massimiliano Giacometti</na></co>
<co c="0"><na f="g/Gopalan:Nandhini" pid="141/0590">Nandhini Gopalan</na></co>
<co c="0"><na f="g/Grass:Thomas" pid="135/5626">Thomas Grass</na></co>
<co c="0"><na f="g/Gungl:Ernest" pid="275/4182">Ernest Gungl</na></co>
<co c="0"><na f="g/Guntoro:Andre" pid="95/6393">Andre Guntoro</na></co>
<co c="0"><na f="g/Gustafson:John_L=" pid="44/4606">John L. Gustafson</na></co>
<co c="0"><na f="h/Hallawa:Ahmed" pid="198/1567">Ahmed Hallawa</na></co>
<co c="0"><na f="j/Jain:Riya" pid="266/7317">Riya Jain</na></co>
<co c="0" n="2"><na f="k/Kegreiss:Sascha" pid="240/9115">Sascha Kegreiss</na><na>Sascha Kegrei&#223;</na></co>
<co c="0"><na f="k/Khalifa:Anouar_Ben" pid="216/4196">Anouar Ben Khalifa</na></co>
<co c="0"><na f="k/Kiefer:Volker" pid="243/5216">Volker Kiefer</na></co>
<co c="0"><na f="k/Krishna:Madhav" pid="60/1949">Madhav Krishna</na></co>
<co c="0"><na f="k/Kumar_0001:Akash" pid="29/414">Akash Kumar 0001</na></co>
<co c="0"><na f="l/Langhammer:Martin" pid="86/4036">Martin Langhammer</na></co>
<co c="0"><na f="l/Leupers:Rainer" pid="14/6306">Rainer Leupers</na></co>
<co c="0"><na f="l/Lohana:Aditya" pid="277/5288">Aditya Lohana</na></co>
<co c="0" n="2"><na f="m/Madhava:Krishna_C=" pid="150/8195">Krishna C. Madhava</na><na>Madhava Krishna C</na></co>
<co c="0"><na f="m/Madhu:Kavitha_T=" pid="150/8307">Kavitha T. Madhu</na></co>
<co c="0"><na f="m/Mahadurkar:Mahesh" pid="150/8223">Mahesh Mahadurkar</na></co>
<co c="0"><na f="m/Maity:Arka" pid="133/4270">Arka Maity</na></co>
<co c="0"><na f="m/Munje:Ishan" pid="150/8354">Ishan Munje</na></co>
<co c="0"><na f="n/Nambi:Suresh" pid="277/5119">Suresh Nambi</na></co>
<co c="0"><na f="n/Nambiar:Sangeeth" pid="99/7251">Sangeeth Nambiar</na></co>
<co c="0"><na f="n/Nandy:S=_K=" pid="n/SKNandy">S. K. Nandy</na></co>
<co c="0"><na f="n/Narayan:Ranjani" pid="56/10">Ranjani Narayan</na></co>
<co c="0"><na f="n/Natarajan:Santhi" pid="151/7938">Santhi Natarajan</na></co>
<co c="0"><na f="n/Neudorfer:Jonathan" pid="234/1681">Jonathan Neudorfer</na></co>
<co c="0"><na f="n/Niyogi:Kaustav" pid="234/1610">Kaustav Niyogi</na></co>
<co c="0"><na f="p/Parra:Cecilia_De_la" pid="268/2353">Cecilia De la Parra</na></co>
<co c="0"><na f="p/Patkar:Sachin" pid="69/538">Sachin Patkar</na></co>
<co c="0"><na f="p/Pulli:Adithya" pid="151/7904">Adithya Pulli</na></co>
<co c="0"><na f="r/Raha:Soumyendu" pid="57/4634">Soumyendu Raha</na></co>
<co c="0"><na f="r/R=aacute=kossy:Zolt=aacute=n_Endre" pid="37/8121">Zolt&#225;n Endre R&#225;kossy</na></co>
<co c="0"><na f="r/Reddy:Ankitha" pid="283/5497">Ankitha Reddy</na></co>
<co c="0"><na f="r/Reimann:Lennart_M=" pid="266/2490">Lennart M. Reimann</na></co>
<co c="0"><na f="s/Sahoo:Siva_Satyendra" pid="179/2952">Siva Satyendra Sahoo</na></co>
<co c="0"><na f="s/Saxena:Vinay" pid="73/3099">Vinay Saxena</na></co>
<co c="0"><na f="s/Sharma:Niraj" pid="266/7745">Niraj Sharma</na></co>
<co c="0"><na f="s/Shrestha:Rahul" pid="116/4710">Rahul Shrestha</na></co>
<co c="0"><na f="s/Sisejkovic:Dominik" pid="152/5269">Dominik Sisejkovic</na></co>
<co c="0"><na f="s/Sivanandan:Nalesh" pid="150/8286">Nalesh Sivanandan</na></co>
<co c="0"><na f="s/Srivastava:Harshit" pid="177/4674">Harshit Srivastava</na></co>
<co c="0"><na f="s/Sturm:Karl_J=_X=" pid="275/4069">Karl J. X. Sturm</na></co>
<co c="0"><na f="u/Ullah:Salim" pid="218/1191">Salim Ullah</na></co>
<co c="0"><na f="v/Vatwani:Kapil" pid="119/8506">Kapil Vatwani</na></co>
<co c="0"><na f="v/Vatwani:Tarun" pid="177/6048">Tarun Vatwani</na></co>
<co c="0"><na f="v/Vreca:Jure" pid="275/4092">Jure Vreca</na></co>
<co c="0"><na f="y/Yasotharan:Kirthihan" pid="283/5807">Kirthihan Yasotharan</na></co>
</coauthors>
</dblpperson>

