Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 30 14:42:21 2024
| Host         : DESKTOP-M63UQO4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mb_final_top_timing_summary_routed.rpt -pb mb_final_top_timing_summary_routed.pb -rpx mb_final_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_final_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       8           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         2           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-16  Warning           Large setup violation                                             23          
TIMING-18  Warning           Missing input or output delay                                     33          
TIMING-20  Warning           Non-clocked latch                                                 16          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (536)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (4)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (536)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_text_controller_0/inst/vga/vs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.775     -203.212                    117                 9330        0.086        0.000                      0                 9330        3.000        0.000                       0                  3516  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                        ------------         ----------      --------------
clk_100                                                      {0.000 5.000}        10.000          100.000         
mb_block_i/clk_wiz_1/inst/clk_in1                            {0.000 5.000}        10.000          100.000         
  clk_out1_mb_final_clk_wiz_1_0                              {0.000 5.000}        10.000          100.000         
  clkfbout_mb_final_clk_wiz_1_0                              {0.000 5.000}        10.000          100.000         
mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                       {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0_1                                       {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1                                       {0.000 5.000}        10.000          100.000         
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK     {0.000 16.666}       33.333          30.000          
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE   {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                            7.514        0.000                      0                   17        0.254        0.000                      0                   17        4.500        0.000                       0                    17  
mb_block_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_mb_final_clk_wiz_1_0                                   -1.132      -33.428                     95                 8736        0.086        0.000                      0                 8736        3.750        0.000                       0                  3038  
  clkfbout_mb_final_clk_wiz_1_0                                                                                                                                                                                7.845        0.000                       0                     3  
mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                             4.585        0.000                      0                  218        0.140        0.000                      0                  218       19.020        0.000                       0                   168  
  clk_out2_clk_wiz_0_1                                                                                                                                                                                         5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                         7.845        0.000                       0                     3  
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          13.170        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   234  
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        11.937        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1           clk_out1_mb_final_clk_wiz_1_0       -4.882      -43.775                     10                   10        2.327        0.000                      0                   10  
clk_out1_mb_final_clk_wiz_1_0  clk_out1_clk_wiz_0_1               -10.775     -126.008                     12                   20        0.422        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_mb_final_clk_wiz_1_0  clk_out1_clk_wiz_0_1                 4.170        0.000                      0                   72        1.070        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_mb_final_clk_wiz_1_0                               
(none)                                                      clk_out1_mb_final_clk_wiz_1_0                               clk_out1_mb_final_clk_wiz_1_0                               
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_mb_final_clk_wiz_1_0                               
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_mb_final_clk_wiz_1_0                               
(none)                                                                                                                  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_mb_final_clk_wiz_1_0                               mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_mb_final_clk_wiz_1_0                               mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_100                                                       
(none)                         clk_out1_clk_wiz_0_1                                          
(none)                         clk_out1_mb_final_clk_wiz_1_0                                 
(none)                         clk_out2_clk_wiz_0_1                                          
(none)                         clkfbout_clk_wiz_0_1                                          
(none)                         clkfbout_mb_final_clk_wiz_1_0                                 
(none)                                                        clk_100                        
(none)                                                        clk_out1_clk_wiz_0_1           
(none)                                                        clk_out1_mb_final_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        7.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 1.745ns (73.952%)  route 0.615ns (26.048%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.477ns = ( 13.477 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.976    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     4.494 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.615     5.109    HexA/counter_reg_n_0_[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.766 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    HexA/counter_reg[0]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.883    HexA/counter_reg[4]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.000    HexA/counter_reg[8]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  HexA/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.117    HexA/counter_reg[12]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.336 r  HexA/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.336    HexA/counter_reg[16]_i_1_n_7
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.107    13.477    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
                         clock pessimism              0.299    13.776    
                         clock uncertainty           -0.035    13.741    
    SLICE_X54Y31         FDRE (Setup_fdre_C_D)        0.109    13.850    HexA/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.732ns (73.808%)  route 0.615ns (26.192%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 13.481 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.976    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     4.494 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.615     5.109    HexA/counter_reg_n_0_[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.766 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    HexA/counter_reg[0]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.883    HexA/counter_reg[4]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.000    HexA/counter_reg[8]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.323 r  HexA/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.323    HexA/counter_reg[12]_i_1_n_6
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.111    13.481    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[13]/C
                         clock pessimism              0.328    13.809    
                         clock uncertainty           -0.035    13.774    
    SLICE_X54Y30         FDRE (Setup_fdre_C_D)        0.109    13.883    HexA/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 1.724ns (73.718%)  route 0.615ns (26.282%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 13.481 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.976    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     4.494 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.615     5.109    HexA/counter_reg_n_0_[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.766 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    HexA/counter_reg[0]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.883    HexA/counter_reg[4]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.000    HexA/counter_reg[8]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.315 r  HexA/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.315    HexA/counter_reg[12]_i_1_n_4
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.111    13.481    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/C
                         clock pessimism              0.328    13.809    
                         clock uncertainty           -0.035    13.774    
    SLICE_X54Y30         FDRE (Setup_fdre_C_D)        0.109    13.883    HexA/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 1.615ns (72.434%)  route 0.615ns (27.567%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 13.442 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.976    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     4.494 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.615     5.109    HexA/counter_reg_n_0_[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.766 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    HexA/counter_reg[0]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.883    HexA/counter_reg[4]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.206 r  HexA/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.206    HexA/counter_reg[8]_i_1_n_6
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.072    13.442    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[9]/C
                         clock pessimism              0.299    13.741    
                         clock uncertainty           -0.035    13.706    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.109    13.815    HexA/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.607ns (72.334%)  route 0.615ns (27.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 13.442 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.976    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     4.494 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.615     5.109    HexA/counter_reg_n_0_[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.766 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    HexA/counter_reg[0]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.883    HexA/counter_reg[4]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.198 r  HexA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.198    HexA/counter_reg[8]_i_1_n_4
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.072    13.442    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[11]/C
                         clock pessimism              0.299    13.741    
                         clock uncertainty           -0.035    13.706    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.109    13.815    HexA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 1.648ns (72.836%)  route 0.615ns (27.164%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 13.481 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.976    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     4.494 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.615     5.109    HexA/counter_reg_n_0_[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.766 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    HexA/counter_reg[0]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.883    HexA/counter_reg[4]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.000    HexA/counter_reg[8]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.239 r  HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.239    HexA/counter_reg[12]_i_1_n_5
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.111    13.481    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[14]/C
                         clock pessimism              0.328    13.809    
                         clock uncertainty           -0.035    13.774    
    SLICE_X54Y30         FDRE (Setup_fdre_C_D)        0.109    13.883    HexA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 1.628ns (72.593%)  route 0.615ns (27.407%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 13.481 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.976    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     4.494 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.615     5.109    HexA/counter_reg_n_0_[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.766 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    HexA/counter_reg[0]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.883    HexA/counter_reg[4]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.000    HexA/counter_reg[8]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.219 r  HexA/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.219    HexA/counter_reg[12]_i_1_n_7
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.111    13.481    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[12]/C
                         clock pessimism              0.328    13.809    
                         clock uncertainty           -0.035    13.774    
    SLICE_X54Y30         FDRE (Setup_fdre_C_D)        0.109    13.883    HexA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 1.531ns (71.354%)  route 0.615ns (28.646%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 13.442 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.976    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     4.494 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.615     5.109    HexA/counter_reg_n_0_[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.766 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    HexA/counter_reg[0]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.883    HexA/counter_reg[4]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.122 r  HexA/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.122    HexA/counter_reg[8]_i_1_n_5
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.072    13.442    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/C
                         clock pessimism              0.299    13.741    
                         clock uncertainty           -0.035    13.706    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.109    13.815    HexA/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 1.511ns (71.085%)  route 0.615ns (28.915%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 13.442 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.976    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     4.494 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.615     5.109    HexA/counter_reg_n_0_[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.766 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    HexA/counter_reg[0]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.883    HexA/counter_reg[4]_i_1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.102 r  HexA/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.102    HexA/counter_reg[8]_i_1_n_7
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.072    13.442    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[8]/C
                         clock pessimism              0.299    13.741    
                         clock uncertainty           -0.035    13.706    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.109    13.815    HexA/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.844ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 1.498ns (70.907%)  route 0.615ns (29.093%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 13.560 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.976    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     4.494 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.615     5.109    HexA/counter_reg_n_0_[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.766 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    HexA/counter_reg[0]_i_1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.089 r  HexA/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.089    HexA/counter_reg[4]_i_1_n_6
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.190    13.560    HexA/Clk
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[5]/C
                         clock pessimism              0.299    13.859    
                         clock uncertainty           -0.035    13.824    
    SLICE_X54Y28         FDRE (Setup_fdre_C_D)        0.109    13.933    HexA/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  7.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.085     1.294    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     1.458 r  HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.572    HexA/counter_reg_n_0_[10]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.682 r  HexA/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.682    HexA/counter_reg[8]_i_1_n_5
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.236     1.632    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/C
                         clock pessimism             -0.338     1.294    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.134     1.428    HexA/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 HexA/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.118     1.327    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.491 r  HexA/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.605    HexA/counter_reg_n_0_[14]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.715 r  HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.715    HexA/counter_reg[12]_i_1_n_5
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.276     1.672    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[14]/C
                         clock pessimism             -0.345     1.327    
    SLICE_X54Y30         FDRE (Hold_fdre_C_D)         0.134     1.461    HexA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 HexA/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.154     1.362    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  HexA/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.641    HexA/counter_reg_n_0_[2]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.751 r  HexA/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.751    HexA/counter_reg[0]_i_1_n_5
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.318     1.714    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[2]/C
                         clock pessimism             -0.351     1.362    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.134     1.496    HexA/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 HexA/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.139     1.347    HexA/Clk
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.511 r  HexA/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.626    HexA/counter_reg_n_0_[6]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.736 r  HexA/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.736    HexA/counter_reg[4]_i_1_n_5
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.300     1.696    HexA/Clk
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[6]/C
                         clock pessimism             -0.348     1.347    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.134     1.481    HexA/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.373ns (76.532%)  route 0.114ns (23.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.085     1.294    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     1.458 r  HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.572    HexA/counter_reg_n_0_[10]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.728 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.728    HexA/counter_reg[8]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.781 r  HexA/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.781    HexA/counter_reg[12]_i_1_n_7
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.276     1.672    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[12]/C
                         clock pessimism             -0.295     1.377    
    SLICE_X54Y30         FDRE (Hold_fdre_C_D)         0.134     1.511    HexA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.085     1.294    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     1.458 r  HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.572    HexA/counter_reg_n_0_[10]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.718 r  HexA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.718    HexA/counter_reg[8]_i_1_n_4
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.236     1.632    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[11]/C
                         clock pessimism             -0.338     1.294    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.134     1.428    HexA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 HexA/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.118     1.327    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.491 r  HexA/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.605    HexA/counter_reg_n_0_[14]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.751 r  HexA/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.751    HexA/counter_reg[12]_i_1_n_4
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.276     1.672    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/C
                         clock pessimism             -0.345     1.327    
    SLICE_X54Y30         FDRE (Hold_fdre_C_D)         0.134     1.461    HexA/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 HexA/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.154     1.362    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  HexA/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.641    HexA/counter_reg_n_0_[2]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.787 r  HexA/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    HexA/counter_reg[0]_i_1_n_4
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.318     1.714    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[3]/C
                         clock pessimism             -0.351     1.362    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.134     1.496    HexA/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 HexA/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.139     1.347    HexA/Clk
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.511 r  HexA/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.626    HexA/counter_reg_n_0_[6]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.772 r  HexA/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.772    HexA/counter_reg[4]_i_1_n_4
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.300     1.696    HexA/Clk
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[7]/C
                         clock pessimism             -0.348     1.347    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.134     1.481    HexA/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.409ns (78.146%)  route 0.114ns (21.854%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.085     1.294    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     1.458 r  HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.572    HexA/counter_reg_n_0_[10]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.728 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.728    HexA/counter_reg[8]_i_1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.817 r  HexA/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.817    HexA/counter_reg[12]_i_1_n_6
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.276     1.672    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[13]/C
                         clock pessimism             -0.295     1.377    
    SLICE_X54Y30         FDRE (Hold_fdre_C_D)         0.134     1.511    HexA/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27  HexA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y29  HexA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y29  HexA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30  HexA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30  HexA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30  HexA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30  HexA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y31  HexA/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27  HexA/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27  HexA/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27  HexA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27  HexA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29  HexA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29  HexA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29  HexA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29  HexA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30  HexA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30  HexA/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30  HexA/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30  HexA/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27  HexA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27  HexA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29  HexA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29  HexA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29  HexA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29  HexA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30  HexA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30  HexA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30  HexA/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30  HexA/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/clk_wiz_1/inst/clk_in1
  To Clock:  mb_block_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_final_clk_wiz_1_0
  To Clock:  clk_out1_mb_final_clk_wiz_1_0

Setup :           95  Failing Endpoints,  Worst Slack       -1.132ns,  Total Violation      -33.428ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.132ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.991ns  (logic 2.033ns (18.496%)  route 8.958ns (81.504%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 7.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.627    -2.342    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X65Y18         FDSE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456    -1.886 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=65, routed)          3.038     1.152    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1_3
    SLICE_X46Y13         SRL16E (Prop_srl16e_A1_Q)    0.153     1.305 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=41, routed)          3.624     4.929    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3/imm_Value[0]
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.360     5.289 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.496     5.785    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/opsel1_SPR_Select_2_2
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.327     6.112 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.112    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/opsel1_SPR_Select
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     6.476 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=32, routed)          1.800     8.276    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I5
    SLICE_X57Y11         LUT6 (Prop_lut6_I5_O)        0.373     8.649 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     8.649    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X57Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.450     7.069    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X57Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     7.561    
                         clock uncertainty           -0.074     7.487    
    SLICE_X57Y11         FDRE (Setup_fdre_C_D)        0.031     7.518    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                 -1.132    

Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 1.312ns (12.140%)  route 9.496ns (87.860%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 7.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.627    -2.342    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X65Y18         FDSE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456    -1.886 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=65, routed)          4.015     2.129    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1_5
    SLICE_X42Y14         SRL16E (Prop_srl16e_A0_Q)    0.124     2.253 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=34, routed)          2.292     4.546    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Using_FPGA.Native_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.670 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Using_MSR_Instr.MSRxxx_Instr_i_i_2/O
                         net (fo=7, routed)           0.951     5.621    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Using_FPGA.Native_1
    SLICE_X63Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.745 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Using_FPGA.Native_i_2__3/O
                         net (fo=9, routed)           1.326     7.071    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Using_FPGA.Native
    SLICE_X57Y10         LUT2 (Prop_lut2_I1_O)        0.152     7.223 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Using_FPGA.Native_i_1__19/O
                         net (fo=2, routed)           0.911     8.134    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I3
    SLICE_X53Y12         LUT6 (Prop_lut6_I3_O)        0.332     8.466 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     8.466    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X53Y12         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.448     7.067    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X53Y12         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     7.559    
                         clock uncertainty           -0.074     7.485    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.032     7.517    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.769ns  (logic 2.033ns (18.879%)  route 8.736ns (81.121%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.627    -2.342    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X65Y18         FDSE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456    -1.886 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=65, routed)          3.038     1.152    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1_3
    SLICE_X46Y13         SRL16E (Prop_srl16e_A1_Q)    0.153     1.305 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=41, routed)          3.624     4.929    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3/imm_Value[0]
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.360     5.289 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.496     5.785    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/opsel1_SPR_Select_2_2
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.327     6.112 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.112    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/opsel1_SPR_Select
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     6.476 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=32, routed)          1.578     8.054    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/I5
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.373     8.427 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     8.427    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X53Y15         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.446     7.065    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X53Y15         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.029     7.512    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.512    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.910ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.766ns  (logic 2.033ns (18.884%)  route 8.733ns (81.116%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.627    -2.342    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X65Y18         FDSE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456    -1.886 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=65, routed)          3.038     1.152    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1_3
    SLICE_X46Y13         SRL16E (Prop_srl16e_A1_Q)    0.153     1.305 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=41, routed)          3.624     4.929    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3/imm_Value[0]
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.360     5.289 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.496     5.785    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/opsel1_SPR_Select_2_2
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.327     6.112 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.112    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/opsel1_SPR_Select
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     6.476 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=32, routed)          1.575     8.051    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/I5
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.373     8.424 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     8.424    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X53Y15         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.446     7.065    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X53Y15         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.031     7.514    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                 -0.910    

Slack (VIOLATED) :        -0.851ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.708ns  (logic 0.952ns (8.891%)  route 9.756ns (91.109%))
  Logic Levels:           4  (LUT3=2 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.627    -2.342    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X65Y18         FDSE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456    -1.886 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=65, routed)          4.015     2.129    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1_5
    SLICE_X42Y14         SRL16E (Prop_srl16e_A0_Q)    0.124     2.253 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=34, routed)          2.292     4.546    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Using_FPGA.Native_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.670 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Using_MSR_Instr.MSRxxx_Instr_i_i_2/O
                         net (fo=7, routed)           0.855     5.525    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Using_FPGA.Native
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.124     5.649 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Using_FPGA.Native_i_2__7/O
                         net (fo=32, routed)          2.593     8.242    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Using_FPGA.Native
    SLICE_X51Y13         LUT3 (Prop_lut3_I1_O)        0.124     8.366 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Using_FPGA.Native_i_1__48/O
                         net (fo=1, routed)           0.000     8.366    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/D_9
    SLICE_X51Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.447     7.066    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X51Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X51Y13         FDRE (Setup_fdre_C_D)        0.031     7.515    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 -0.851    

Slack (VIOLATED) :        -0.848ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.703ns  (logic 0.952ns (8.895%)  route 9.751ns (91.105%))
  Logic Levels:           4  (LUT3=2 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.627    -2.342    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X65Y18         FDSE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456    -1.886 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=65, routed)          4.015     2.129    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1_5
    SLICE_X42Y14         SRL16E (Prop_srl16e_A0_Q)    0.124     2.253 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=34, routed)          2.292     4.546    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Using_FPGA.Native_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.670 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Using_MSR_Instr.MSRxxx_Instr_i_i_2/O
                         net (fo=7, routed)           0.855     5.525    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Using_FPGA.Native
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.124     5.649 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Using_FPGA.Native_i_2__7/O
                         net (fo=32, routed)          2.588     8.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Using_FPGA.Native
    SLICE_X51Y13         LUT3 (Prop_lut3_I1_O)        0.124     8.361 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     8.361    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF/D_11
    SLICE_X51Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.447     7.066    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X51Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X51Y13         FDRE (Setup_fdre_C_D)        0.029     7.513    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                 -0.848    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.623ns  (logic 1.312ns (12.350%)  route 9.311ns (87.650%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.627    -2.342    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X65Y18         FDSE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456    -1.886 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=65, routed)          3.038     1.152    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1_3
    SLICE_X46Y13         SRL16E (Prop_srl16e_A1_Q)    0.153     1.305 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=41, routed)          2.835     4.140    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT1/imm_Value[0]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.331     4.471 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.433     4.904    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.res_forward2_1
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.028 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          2.383     7.411    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[16].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124     7.535 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[16].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__28/O
                         net (fo=1, routed)           0.622     8.157    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_17
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.124     8.281 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__42/O
                         net (fo=1, routed)           0.000     8.281    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF/D_15
    SLICE_X49Y16         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.444     7.063    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X49Y16         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)        0.029     7.510    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.756ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 2.033ns (19.156%)  route 8.580ns (80.844%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.627    -2.342    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X65Y18         FDSE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456    -1.886 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=65, routed)          3.038     1.152    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1_3
    SLICE_X46Y13         SRL16E (Prop_srl16e_A1_Q)    0.153     1.305 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=41, routed)          3.624     4.929    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3/imm_Value[0]
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.360     5.289 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.496     5.785    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/opsel1_SPR_Select_2_2
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.327     6.112 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.112    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/opsel1_SPR_Select
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     6.476 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=32, routed)          1.422     7.898    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I5
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.373     8.271 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     8.271    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X57Y15         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.447     7.066    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X57Y15         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)        0.031     7.515    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 -0.756    

Slack (VIOLATED) :        -0.718ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 2.033ns (19.217%)  route 8.546ns (80.783%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 7.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.627    -2.342    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X65Y18         FDSE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456    -1.886 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=65, routed)          3.038     1.152    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1_3
    SLICE_X46Y13         SRL16E (Prop_srl16e_A1_Q)    0.153     1.305 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=41, routed)          3.624     4.929    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3/imm_Value[0]
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.360     5.289 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.496     5.785    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/opsel1_SPR_Select_2_2
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.327     6.112 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.112    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/opsel1_SPR_Select
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     6.476 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=32, routed)          1.388     7.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I5
    SLICE_X57Y11         LUT6 (Prop_lut6_I5_O)        0.373     8.237 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     8.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X57Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.450     7.069    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X57Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     7.561    
                         clock uncertainty           -0.074     7.487    
    SLICE_X57Y11         FDRE (Setup_fdre_C_D)        0.032     7.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 -0.718    

Slack (VIOLATED) :        -0.715ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.569ns  (logic 1.312ns (12.413%)  route 9.257ns (87.587%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 7.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.627    -2.342    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X65Y18         FDSE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456    -1.886 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=65, routed)          3.038     1.152    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1_3
    SLICE_X46Y13         SRL16E (Prop_srl16e_A1_Q)    0.153     1.305 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=41, routed)          2.835     4.140    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT1/imm_Value[0]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.331     4.471 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.433     4.904    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.res_forward2_1
    SLICE_X63Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.028 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          2.405     7.433    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.557 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_3__7/O
                         net (fo=1, routed)           0.546     8.104    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Using_FPGA.Native_0
    SLICE_X49Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.228 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Using_FPGA.Native_i_1__57/O
                         net (fo=1, routed)           0.000     8.228    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/D_0
    SLICE_X49Y15         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.445     7.064    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X49Y15         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     7.556    
                         clock uncertainty           -0.074     7.482    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.031     7.513    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                 -0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.833%)  route 0.232ns (62.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.589    -0.819    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X63Y17         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.232    -0.446    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A2
    SLICE_X60Y17         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.856    -1.247    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X60Y17         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.461    -0.786    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.532    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.833%)  route 0.232ns (62.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.589    -0.819    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X63Y17         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.232    -0.446    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A2
    SLICE_X60Y17         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.856    -1.247    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X60Y17         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.461    -0.786    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.532    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.833%)  route 0.232ns (62.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.589    -0.819    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X63Y17         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.232    -0.446    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A2
    SLICE_X60Y17         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.856    -1.247    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X60Y17         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.461    -0.786    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.532    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.833%)  route 0.232ns (62.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.589    -0.819    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X63Y17         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.232    -0.446    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A2
    SLICE_X60Y17         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.856    -1.247    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X60Y17         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.461    -0.786    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.532    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.826%)  route 0.204ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X32Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=20, routed)          0.204    -0.500    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A3
    SLICE_X30Y8          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.831    -1.272    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X30Y8          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.442    -0.830    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.590    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.826%)  route 0.204ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X32Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=20, routed)          0.204    -0.500    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A3
    SLICE_X30Y8          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.831    -1.272    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X30Y8          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.442    -0.830    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.590    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.826%)  route 0.204ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X32Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=20, routed)          0.204    -0.500    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A3
    SLICE_X30Y8          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.831    -1.272    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X30Y8          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.442    -0.830    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.590    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.826%)  route 0.204ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X32Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=20, routed)          0.204    -0.500    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A3
    SLICE_X30Y8          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.831    -1.272    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X30Y8          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.442    -0.830    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.590    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.789%)  route 0.259ns (58.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.559    -0.849    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X37Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/Q
                         net (fo=6, routed)           0.259    -0.449    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_24_in
    SLICE_X33Y15         LUT6 (Prop_lut6_I5_O)        0.045    -0.404 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/irpt_wrack_d1_i_1/O
                         net (fo=1, routed)           0.000    -0.404    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack
    SLICE_X33Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.826    -1.277    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X33Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1_reg/C
                         clock pessimism              0.690    -0.587    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.092    -0.495    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.140%)  route 0.186ns (56.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.589    -0.819    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X63Y17         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[4]/Q
                         net (fo=197, routed)         0.186    -0.492    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A4
    SLICE_X60Y16         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.857    -1.246    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X60Y16         RAMD32                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.461    -0.785    
    SLICE_X60Y16         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.585    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_final_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y12     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y12     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y18     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y12     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y12     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_final_clk_wiz_1_0
  To Clock:  clkfbout_mb_final_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_final_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    mb_block_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  To Clock:  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.154ns  (logic 10.815ns (30.765%)  route 24.339ns (69.235%))
  Logic Levels:           29  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=10 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.627     1.627    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y31          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     2.083 r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=74, routed)          1.713     3.797    mb_block_i/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     3.921 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17/O
                         net (fo=1, routed)           0.000     3.921    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.301 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.301    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.520 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8/O[0]
                         net (fo=3, routed)           0.325     4.845    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8_n_7
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.295     5.140 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6/O
                         net (fo=1, routed)           0.000     5.140    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.718 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_3/O[2]
                         net (fo=2, routed)           0.667     6.384    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/O[2]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.325     6.709 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1_i_1/O
                         net (fo=1, routed)           1.027     7.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/B[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      4.045    11.782 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1/P[1]
                         net (fo=18, routed)          1.930    13.712    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/P[1]
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.124    13.836 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82/O
                         net (fo=1, routed)           0.000    13.836    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.416 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_28/O[2]
                         net (fo=2, routed)           0.762    15.178    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address00_in[1]
    SLICE_X29Y50         LUT5 (Prop_lut5_I2_O)        0.302    15.480 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    21.070    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    21.194 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    22.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    22.489 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    22.489    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    22.706 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    23.975    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    24.274 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    24.274    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    24.483 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    25.481    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    25.778 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.778    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    25.990 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.990    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    26.084 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    26.958    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    27.274 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    28.255    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    28.379 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    30.282    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    30.406 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    31.322    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.446 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    32.571    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.695 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    33.749    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    33.873 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    33.873    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    34.090 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    34.090    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    34.184 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    35.011    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    35.327 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          0.913    36.240    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I2_O)        0.124    36.364 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_2_comp/O
                         net (fo=1, routed)           0.294    36.658    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_2_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    36.782 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    36.782    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.101    41.334    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.032    41.366    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.366    
                         arrival time                         -36.782    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.098ns  (logic 11.625ns (33.122%)  route 23.473ns (66.878%))
  Logic Levels:           31  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=10 MUXF7=6 MUXF8=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.627     1.627    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y31          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     2.083 r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=74, routed)          1.713     3.797    mb_block_i/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     3.921 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17/O
                         net (fo=1, routed)           0.000     3.921    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.301 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.301    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.520 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8/O[0]
                         net (fo=3, routed)           0.325     4.845    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8_n_7
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.295     5.140 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6/O
                         net (fo=1, routed)           0.000     5.140    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.718 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_3/O[2]
                         net (fo=2, routed)           0.667     6.384    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/O[2]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.325     6.709 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1_i_1/O
                         net (fo=1, routed)           1.027     7.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/B[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      4.045    11.782 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1/P[1]
                         net (fo=18, routed)          1.930    13.712    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/P[1]
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.124    13.836 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82/O
                         net (fo=1, routed)           0.000    13.836    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.416 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_28/O[2]
                         net (fo=2, routed)           0.762    15.178    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address00_in[1]
    SLICE_X29Y50         LUT5 (Prop_lut5_I2_O)        0.302    15.480 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    21.070    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    22.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    22.489 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    22.489    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    22.706 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    23.975    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    24.274 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    24.274    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    24.483 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    25.481    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    25.778 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.778    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    25.990 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.990    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    26.084 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    26.923    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    27.239 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    27.612    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    27.736 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    28.331    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    28.455 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    30.598    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    30.722 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    31.501    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    31.625 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    31.625    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    31.837 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    32.758    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    33.057 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    33.057    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    33.274 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    34.467    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    34.766 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    34.766    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    35.004 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    35.004    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    35.108 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.868    35.976    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.316    36.292 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_2_comp/O
                         net (fo=1, routed)           0.309    36.601    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_2_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.124    36.725 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    36.725    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.101    41.334    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.031    41.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                         -36.725    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.005ns  (logic 11.625ns (33.210%)  route 23.380ns (66.790%))
  Logic Levels:           31  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=10 MUXF7=6 MUXF8=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.627     1.627    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y31          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     2.083 r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=74, routed)          1.713     3.797    mb_block_i/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     3.921 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17/O
                         net (fo=1, routed)           0.000     3.921    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.301 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.301    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.520 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8/O[0]
                         net (fo=3, routed)           0.325     4.845    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8_n_7
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.295     5.140 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6/O
                         net (fo=1, routed)           0.000     5.140    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.718 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_3/O[2]
                         net (fo=2, routed)           0.667     6.384    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/O[2]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.325     6.709 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1_i_1/O
                         net (fo=1, routed)           1.027     7.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/B[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      4.045    11.782 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1/P[1]
                         net (fo=18, routed)          1.930    13.712    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/P[1]
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.124    13.836 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82/O
                         net (fo=1, routed)           0.000    13.836    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.416 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_28/O[2]
                         net (fo=2, routed)           0.762    15.178    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address00_in[1]
    SLICE_X29Y50         LUT5 (Prop_lut5_I2_O)        0.302    15.480 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    21.070    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    22.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    22.489 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    22.489    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    22.706 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    23.975    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    24.274 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    24.274    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    24.483 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    25.481    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    25.778 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.778    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    25.990 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.990    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    26.084 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    26.923    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    27.239 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    27.612    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    27.736 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    28.331    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    28.455 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    30.598    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    30.722 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    31.501    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    31.625 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    31.625    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    31.837 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    32.758    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    33.057 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    33.057    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    33.274 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    34.467    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    34.766 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    34.766    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    35.004 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    35.004    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    35.108 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.789    35.897    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.316    36.213 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_3_comp/O
                         net (fo=1, routed)           0.295    36.508    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_3_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    36.632 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_2_comp/O
                         net (fo=1, routed)           0.000    36.632    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_2_n_0
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.101    41.334    
    SLICE_X41Y58         FDRE (Setup_fdre_C_D)        0.031    41.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                         -36.632    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.951ns  (logic 10.815ns (30.944%)  route 24.136ns (69.056%))
  Logic Levels:           29  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.627     1.627    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y31          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     2.083 r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=74, routed)          1.713     3.797    mb_block_i/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     3.921 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17/O
                         net (fo=1, routed)           0.000     3.921    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.301 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.301    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.520 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8/O[0]
                         net (fo=3, routed)           0.325     4.845    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8_n_7
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.295     5.140 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6/O
                         net (fo=1, routed)           0.000     5.140    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.718 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_3/O[2]
                         net (fo=2, routed)           0.667     6.384    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/O[2]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.325     6.709 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1_i_1/O
                         net (fo=1, routed)           1.027     7.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/B[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      4.045    11.782 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1/P[1]
                         net (fo=18, routed)          1.930    13.712    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/P[1]
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.124    13.836 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82/O
                         net (fo=1, routed)           0.000    13.836    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.416 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_28/O[2]
                         net (fo=2, routed)           0.762    15.178    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address00_in[1]
    SLICE_X29Y50         LUT5 (Prop_lut5_I2_O)        0.302    15.480 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    21.070    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    21.194 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    22.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    22.489 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    22.489    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    22.706 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    23.975    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    24.274 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    24.274    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    24.483 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    25.481    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    25.778 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.778    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    25.990 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.990    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    26.084 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    26.958    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    27.274 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    28.255    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    28.379 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    30.282    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    30.406 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    31.322    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.446 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    32.571    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.695 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    33.749    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    33.873 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    33.873    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    34.090 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    34.090    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    34.184 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    35.011    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    35.327 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          0.583    35.910    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.124    36.034 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_4/O
                         net (fo=1, routed)           0.420    36.454    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    36.578 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_1/O
                         net (fo=1, routed)           0.000    36.578    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.101    41.334    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.031    41.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                         -36.578    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.905ns  (logic 10.560ns (30.253%)  route 24.345ns (69.747%))
  Logic Levels:           29  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=12 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.627     1.627    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y31          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     2.083 r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=74, routed)          1.713     3.797    mb_block_i/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     3.921 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17/O
                         net (fo=1, routed)           0.000     3.921    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.301 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.301    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.520 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8/O[0]
                         net (fo=3, routed)           0.325     4.845    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8_n_7
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.295     5.140 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6/O
                         net (fo=1, routed)           0.000     5.140    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.718 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_3/O[2]
                         net (fo=2, routed)           0.667     6.384    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/O[2]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.325     6.709 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1_i_1/O
                         net (fo=1, routed)           1.027     7.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/B[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      4.045    11.782 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1/P[1]
                         net (fo=18, routed)          1.930    13.712    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/P[1]
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.124    13.836 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82/O
                         net (fo=1, routed)           0.000    13.836    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.416 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_28/O[2]
                         net (fo=2, routed)           0.762    15.178    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address00_in[1]
    SLICE_X29Y50         LUT5 (Prop_lut5_I2_O)        0.302    15.480 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    21.070    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    22.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    22.489 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    22.489    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    22.706 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    23.975    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    24.274 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    24.274    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    24.483 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    25.481    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    25.778 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.778    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    25.990 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.990    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    26.084 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    26.923    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    27.239 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.377    27.616    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    27.740 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_47/O
                         net (fo=1, routed)           0.313    28.053    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_1
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    28.177 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_13/O
                         net (fo=1925, routed)        2.356    30.532    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[3]
    SLICE_X58Y56         LUT6 (Prop_lut6_I3_O)        0.124    30.656 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g658_b3/O
                         net (fo=1, routed)           0.680    31.336    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g658_b3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.124    31.460 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_85/O
                         net (fo=1, routed)           0.669    32.129    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_85_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    32.253 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_30/O
                         net (fo=1, routed)           1.170    33.424    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_30_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.124    33.548 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.639    34.186    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_8_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.124    34.310 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.823    35.133    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_2_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124    35.257 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0/O
                         net (fo=13, routed)          0.877    36.134    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[3]
    SLICE_X43Y60         LUT5 (Prop_lut5_I3_O)        0.124    36.258 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_2/O
                         net (fo=1, routed)           0.151    36.409    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_2_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.124    36.533 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    36.533    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.435    41.435    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.101    41.333    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.031    41.364    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         41.364    
                         arrival time                         -36.533    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.826ns  (logic 10.691ns (30.698%)  route 24.135ns (69.302%))
  Logic Levels:           28  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.627     1.627    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y31          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     2.083 r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=74, routed)          1.713     3.797    mb_block_i/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     3.921 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17/O
                         net (fo=1, routed)           0.000     3.921    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.301 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.301    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.520 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8/O[0]
                         net (fo=3, routed)           0.325     4.845    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8_n_7
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.295     5.140 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6/O
                         net (fo=1, routed)           0.000     5.140    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.718 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_3/O[2]
                         net (fo=2, routed)           0.667     6.384    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/O[2]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.325     6.709 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1_i_1/O
                         net (fo=1, routed)           1.027     7.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/B[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      4.045    11.782 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1/P[1]
                         net (fo=18, routed)          1.930    13.712    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/P[1]
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.124    13.836 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82/O
                         net (fo=1, routed)           0.000    13.836    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.416 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_28/O[2]
                         net (fo=2, routed)           0.762    15.178    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address00_in[1]
    SLICE_X29Y50         LUT5 (Prop_lut5_I2_O)        0.302    15.480 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    21.070    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    21.194 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    22.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    22.489 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    22.489    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    22.706 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    23.975    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    24.274 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    24.274    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    24.483 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    25.481    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    25.778 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.778    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    25.990 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.990    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    26.084 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    26.958    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    27.274 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    28.255    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    28.379 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    30.282    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    30.406 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    31.322    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.446 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    32.571    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.695 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    33.749    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    33.873 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    33.873    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    34.090 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    34.090    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    34.184 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    35.011    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    35.327 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          1.003    36.330    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    36.454 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    36.454    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[1]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.435    41.435    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.101    41.333    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.029    41.362    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.362    
                         arrival time                         -36.454    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.821ns  (logic 11.625ns (33.385%)  route 23.196ns (66.615%))
  Logic Levels:           31  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=9 MUXF7=6 MUXF8=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.627     1.627    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y31          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     2.083 r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=74, routed)          1.713     3.797    mb_block_i/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     3.921 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17/O
                         net (fo=1, routed)           0.000     3.921    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.301 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.301    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.520 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8/O[0]
                         net (fo=3, routed)           0.325     4.845    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8_n_7
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.295     5.140 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6/O
                         net (fo=1, routed)           0.000     5.140    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.718 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_3/O[2]
                         net (fo=2, routed)           0.667     6.384    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/O[2]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.325     6.709 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1_i_1/O
                         net (fo=1, routed)           1.027     7.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/B[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      4.045    11.782 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1/P[1]
                         net (fo=18, routed)          1.930    13.712    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/P[1]
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.124    13.836 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82/O
                         net (fo=1, routed)           0.000    13.836    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.416 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_28/O[2]
                         net (fo=2, routed)           0.762    15.178    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address00_in[1]
    SLICE_X29Y50         LUT5 (Prop_lut5_I2_O)        0.302    15.480 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    21.070    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    22.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    22.489 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    22.489    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    22.706 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    23.975    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    24.274 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    24.274    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    24.483 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    25.481    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    25.778 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.778    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    25.990 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.990    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    26.084 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    26.923    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    27.239 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    27.612    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    27.736 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    28.331    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    28.455 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    30.598    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    30.722 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    31.501    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    31.625 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    31.625    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    31.837 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    32.758    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    33.057 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    33.057    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    33.274 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    34.467    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    34.766 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    34.766    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    35.004 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    35.004    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    35.108 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.738    35.846    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X40Y57         LUT5 (Prop_lut5_I2_O)        0.316    36.162 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.162    36.324    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_2_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I1_O)        0.124    36.448 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    36.448    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.101    41.334    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.029    41.363    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.363    
                         arrival time                         -36.448    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.812ns  (logic 10.691ns (30.711%)  route 24.121ns (69.289%))
  Logic Levels:           28  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.627     1.627    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y31          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     2.083 r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=74, routed)          1.713     3.797    mb_block_i/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     3.921 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17/O
                         net (fo=1, routed)           0.000     3.921    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.301 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.301    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.520 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8/O[0]
                         net (fo=3, routed)           0.325     4.845    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8_n_7
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.295     5.140 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6/O
                         net (fo=1, routed)           0.000     5.140    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.718 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_3/O[2]
                         net (fo=2, routed)           0.667     6.384    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/O[2]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.325     6.709 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1_i_1/O
                         net (fo=1, routed)           1.027     7.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/B[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      4.045    11.782 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1/P[1]
                         net (fo=18, routed)          1.930    13.712    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/P[1]
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.124    13.836 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82/O
                         net (fo=1, routed)           0.000    13.836    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.416 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_28/O[2]
                         net (fo=2, routed)           0.762    15.178    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address00_in[1]
    SLICE_X29Y50         LUT5 (Prop_lut5_I2_O)        0.302    15.480 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    21.070    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    21.194 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    22.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    22.489 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    22.489    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    22.706 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    23.975    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    24.274 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    24.274    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    24.483 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    25.481    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    25.778 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.778    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    25.990 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.990    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    26.084 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    26.958    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    27.274 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    28.255    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    28.379 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    30.282    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    30.406 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    31.322    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.446 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    32.571    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.695 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    33.749    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    33.873 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    33.873    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    34.090 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    34.090    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    34.184 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    35.011    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    35.327 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          0.988    36.315    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124    36.439 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    36.439    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[2]_i_1_n_0
    SLICE_X41Y56         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.437    41.437    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y56         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.101    41.335    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.029    41.364    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.364    
                         arrival time                         -36.439    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.809ns  (logic 11.625ns (33.397%)  route 23.184ns (66.603%))
  Logic Levels:           31  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=9 MUXF7=6 MUXF8=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.627     1.627    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y31          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     2.083 r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=74, routed)          1.713     3.797    mb_block_i/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     3.921 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17/O
                         net (fo=1, routed)           0.000     3.921    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.301 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.301    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.520 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8/O[0]
                         net (fo=3, routed)           0.325     4.845    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8_n_7
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.295     5.140 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6/O
                         net (fo=1, routed)           0.000     5.140    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.718 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_3/O[2]
                         net (fo=2, routed)           0.667     6.384    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/O[2]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.325     6.709 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1_i_1/O
                         net (fo=1, routed)           1.027     7.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/B[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      4.045    11.782 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1/P[1]
                         net (fo=18, routed)          1.930    13.712    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/P[1]
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.124    13.836 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82/O
                         net (fo=1, routed)           0.000    13.836    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.416 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_28/O[2]
                         net (fo=2, routed)           0.762    15.178    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address00_in[1]
    SLICE_X29Y50         LUT5 (Prop_lut5_I2_O)        0.302    15.480 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    21.070    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    22.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    22.489 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    22.489    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    22.706 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    23.975    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    24.274 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    24.274    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    24.483 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    25.481    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    25.778 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.778    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    25.990 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.990    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    26.084 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    26.923    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    27.239 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    27.612    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    27.736 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    28.331    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    28.455 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    30.598    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    30.722 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    31.501    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    31.625 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    31.625    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    31.837 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    32.758    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    33.057 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    33.057    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    33.274 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    34.467    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    34.766 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    34.766    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    35.004 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    35.004    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    35.108 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.736    35.845    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.316    36.161 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_2/O
                         net (fo=1, routed)           0.151    36.312    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_2_n_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I1_O)        0.124    36.436 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    36.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.101    41.334    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)        0.031    41.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                         -36.436    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.811ns  (logic 11.625ns (33.395%)  route 23.186ns (66.605%))
  Logic Levels:           31  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=6 MUXF8=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.627     1.627    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y31          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     2.083 r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=74, routed)          1.713     3.797    mb_block_i/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     3.921 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17/O
                         net (fo=1, routed)           0.000     3.921    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_17_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.301 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.301    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_9_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.520 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8/O[0]
                         net (fo=3, routed)           0.325     4.845    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_8_n_7
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.295     5.140 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6/O
                         net (fo=1, routed)           0.000     5.140    mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_6_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.718 r  mb_block_i/hdmi_text_controller_0/inst/vga/temp_rom_address1_i_3/O[2]
                         net (fo=2, routed)           0.667     6.384    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/O[2]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.325     6.709 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1_i_1/O
                         net (fo=1, routed)           1.027     7.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/B[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      4.045    11.782 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_address1/P[1]
                         net (fo=18, routed)          1.930    13.712    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/P[1]
    SLICE_X28Y42         LUT4 (Prop_lut4_I2_O)        0.124    13.836 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82/O
                         net (fo=1, routed)           0.000    13.836    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_82_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.416 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_28/O[2]
                         net (fo=2, routed)           0.762    15.178    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address00_in[1]
    SLICE_X29Y50         LUT5 (Prop_lut5_I2_O)        0.302    15.480 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    21.070    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    22.365    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    22.489 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    22.489    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    22.706 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    23.975    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    24.274 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    24.274    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    24.483 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    25.481    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    25.778 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    25.778    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    25.990 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.990    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    26.084 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    26.923    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    27.239 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    27.612    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    27.736 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    28.331    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    28.455 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    30.598    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    30.722 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    31.501    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    31.625 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    31.625    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    31.837 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    32.758    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    33.057 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    33.057    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    33.274 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    34.467    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    34.766 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    34.766    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    35.004 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    35.004    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    35.108 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.725    35.834    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.316    36.150 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_3/O
                         net (fo=1, routed)           0.165    36.314    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_3_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    36.438 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    36.438    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X42Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.101    41.334    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.077    41.411    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         41.411    
                         arrival time                         -36.438    
  -------------------------------------------------------------------
                         slack                                  4.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586     0.586    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y20          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[4]/Q
                         net (fo=8, routed)           0.088     0.815    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/p_0_in2_in
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.045     0.860 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.860    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X2Y20          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.855     0.855    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y20          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism             -0.256     0.599    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.121     0.720    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.528%)  route 0.111ns (37.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580     0.580    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y25          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.111     0.832    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.045     0.877 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.877    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X3Y25          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.850     0.850    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism             -0.234     0.616    
    SLICE_X3Y25          FDCE (Hold_fdce_C_D)         0.092     0.708    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.218%)  route 0.119ns (45.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.581     0.581    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X7Y23          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/Q
                         net (fo=14, routed)          0.119     0.841    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg[7]_i_2__0_n_0
    SLICE_X4Y23          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.849     0.849    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y23          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[3]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.070     0.664    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585     0.585    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.098     0.823    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[1]
    SLICE_X0Y22          LUT4 (Prop_lut4_I2_O)        0.045     0.868 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.868    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[1]_i_1__0_n_0
    SLICE_X0Y22          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853     0.853    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y22          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.092     0.690    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586     0.586    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X7Y18          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n1d_reg[2]/Q
                         net (fo=14, routed)          0.146     0.872    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg[7]_i_2_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.045     0.917 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m[2]_i_1/O
                         net (fo=1, routed)           0.000     0.917    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m0[2]
    SLICE_X6Y18          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.855     0.855    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X6Y18          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m_reg[2]/C
                         clock pessimism             -0.256     0.599    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.120     0.719    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586     0.586    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X7Y18          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     0.727 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n1d_reg[2]/Q
                         net (fo=14, routed)          0.150     0.876    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg[7]_i_2_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.045     0.921 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m[3]_i_1/O
                         net (fo=1, routed)           0.000     0.921    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m0[3]
    SLICE_X6Y18          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.855     0.855    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X6Y18          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m_reg[3]/C
                         clock pessimism             -0.256     0.599    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.121     0.720    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n0q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580     0.580    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y25          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.144     0.865    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.910 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.910    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X3Y25          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.850     0.850    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/C
                         clock pessimism             -0.234     0.616    
    SLICE_X3Y25          FDCE (Hold_fdce_C_D)         0.092     0.708    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.728%)  route 0.125ns (40.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586     0.586    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y20          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.125     0.852    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[7]
    SLICE_X1Y21          LUT5 (Prop_lut5_I2_O)        0.045     0.897 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.897    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[7]_i_1__0_n_0
    SLICE_X1Y21          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.854     0.854    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y21          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[7]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.091     0.690    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.442%)  route 0.184ns (56.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.581     0.581    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X7Y23          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/Q
                         net (fo=14, routed)          0.184     0.905    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg[7]_i_2__0_n_0
    SLICE_X1Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853     0.853    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism             -0.234     0.619    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.070     0.689    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.227ns (65.980%)  route 0.117ns (34.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580     0.580    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y24          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.128     0.708 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.117     0.825    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X1Y24          LUT4 (Prop_lut4_I2_O)        0.099     0.924 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.924    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X1Y24          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.850     0.850    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/C
                         clock pessimism             -0.234     0.616    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.091     0.707    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.170ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.766ns (23.683%)  route 2.468ns (76.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 19.653 - 16.667 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.518     3.857 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.988     4.844    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.968 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.792     5.760    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.124     5.884 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.688     6.573    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X59Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    18.044    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.135 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    19.653    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.327    19.980    
                         clock uncertainty           -0.035    19.945    
    SLICE_X59Y4          FDRE (Setup_fdre_C_CE)      -0.202    19.743    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.743    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                 13.170    

Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.404ns  (logic 0.707ns (29.405%)  route 1.697ns (70.595%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 36.320 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605    18.272    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.368 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637    20.005    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.459    20.464 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.315    20.779    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    20.903 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.850    21.754    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    21.878 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.532    22.409    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X59Y5          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.801 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    36.320    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y5          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.327    36.647    
                         clock uncertainty           -0.035    36.611    
    SLICE_X59Y5          FDRE (Setup_fdre_C_D)       -0.067    36.544    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.544    
                         arrival time                         -22.409    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.123ns  (logic 0.707ns (33.305%)  route 1.416ns (66.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 36.320 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605    18.272    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.368 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637    20.005    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.459    20.464 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.315    20.779    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    20.903 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.101    22.004    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124    22.128 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.128    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.801 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    36.320    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.313    36.633    
                         clock uncertainty           -0.035    36.597    
    SLICE_X62Y7          FDRE (Setup_fdre_C_D)        0.031    36.628    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.628    
                         arrival time                         -22.128    
  -------------------------------------------------------------------
                         slack                                 14.500    

Slack (MET) :             14.518ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.149ns  (logic 0.733ns (34.112%)  route 1.416ns (65.888%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 36.320 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605    18.272    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.368 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637    20.005    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.459    20.464 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.315    20.779    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    20.903 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.101    22.004    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y7          LUT5 (Prop_lut5_I3_O)        0.150    22.154 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.154    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.801 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    36.320    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.313    36.633    
                         clock uncertainty           -0.035    36.597    
    SLICE_X62Y7          FDRE (Setup_fdre_C_D)        0.075    36.672    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.672    
                         arrival time                         -22.154    
  -------------------------------------------------------------------
                         slack                                 14.518    

Slack (MET) :             14.685ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.938ns  (logic 0.707ns (36.483%)  route 1.231ns (63.517%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 36.320 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605    18.272    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.368 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637    20.005    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.459    20.464 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.315    20.779    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    20.903 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.916    21.819    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124    21.943 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.943    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.801 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    36.320    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.313    36.633    
                         clock uncertainty           -0.035    36.597    
    SLICE_X62Y7          FDRE (Setup_fdre_C_D)        0.031    36.628    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.628    
                         arrival time                         -21.943    
  -------------------------------------------------------------------
                         slack                                 14.685    

Slack (MET) :             14.810ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.814ns  (logic 0.707ns (38.978%)  route 1.107ns (61.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 36.321 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605    18.272    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.368 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637    20.005    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.459    20.464 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.310    20.774    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X61Y4          LUT6 (Prop_lut6_I4_O)        0.124    20.898 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.797    21.695    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.124    21.819 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.819    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.801 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519    36.321    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.313    36.634    
                         clock uncertainty           -0.035    36.598    
    SLICE_X62Y3          FDRE (Setup_fdre_C_D)        0.031    36.629    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.629    
                         arrival time                         -21.819    
  -------------------------------------------------------------------
                         slack                                 14.810    

Slack (MET) :             14.816ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.868ns  (logic 0.707ns (37.855%)  route 1.161ns (62.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 36.320 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605    18.272    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.368 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637    20.005    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.459    20.464 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.315    20.779    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    20.903 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.845    21.749    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124    21.873 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.873    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X60Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.801 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    36.320    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.327    36.647    
                         clock uncertainty           -0.035    36.611    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)        0.077    36.688    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.688    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 14.816    

Slack (MET) :             14.831ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.894ns  (logic 0.733ns (38.709%)  route 1.161ns (61.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 36.320 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605    18.272    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.368 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637    20.005    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.459    20.464 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.315    20.779    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    20.903 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.845    21.749    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X60Y6          LUT4 (Prop_lut4_I2_O)        0.150    21.899 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X60Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.801 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    36.320    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.327    36.647    
                         clock uncertainty           -0.035    36.611    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)        0.118    36.729    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -21.899    
  -------------------------------------------------------------------
                         slack                                 14.831    

Slack (MET) :             14.962ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.662ns  (logic 0.707ns (42.548%)  route 0.955ns (57.452%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 36.321 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605    18.272    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.368 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637    20.005    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.459    20.464 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.310    20.774    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X61Y4          LUT6 (Prop_lut6_I4_O)        0.124    20.898 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.644    21.543    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.124    21.667 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.667    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.801 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519    36.321    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.313    36.634    
                         clock uncertainty           -0.035    36.598    
    SLICE_X62Y3          FDRE (Setup_fdre_C_D)        0.031    36.629    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.629    
                         arrival time                         -21.667    
  -------------------------------------------------------------------
                         slack                                 14.962    

Slack (MET) :             15.109ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.513ns  (logic 0.707ns (46.730%)  route 0.806ns (53.270%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 36.321 - 33.333 ) 
    Source Clock Delay      (SCD):    3.339ns = ( 20.005 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605    18.272    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.368 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637    20.005    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.459    20.464 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.315    20.779    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    20.903 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.491    21.394    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    21.518 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.518    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X62Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.801 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519    36.321    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.313    36.634    
                         clock uncertainty           -0.035    36.598    
    SLICE_X62Y6          FDRE (Setup_fdre_C_D)        0.029    36.627    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.627    
                         arrival time                         -21.518    
  -------------------------------------------------------------------
                         slack                                 15.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y1          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     1.346 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.402    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X61Y1          FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.865     1.574    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y1          FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.369     1.205    
    SLICE_X61Y1          FDPE (Hold_fdpe_C_D)         0.075     1.280    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.346 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.087     1.433    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.478 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.478    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X64Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.575    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.357     1.218    
    SLICE_X64Y4          FDRE (Hold_fdre_C_D)         0.121     1.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.596     1.206    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE (Prop_fdre_C_Q)         0.141     1.347 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.098     1.445    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[10]
    SLICE_X64Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.490 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.490    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X64Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.575    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.354     1.221    
    SLICE_X64Y3          FDRE (Hold_fdre_C_D)         0.121     1.342    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.346 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/Q
                         net (fo=5, routed)           0.110     1.456    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]
    SLICE_X64Y4          LUT5 (Prop_lut5_I0_O)        0.048     1.504 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.504    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X64Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.575    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C
                         clock pessimism             -0.357     1.218    
    SLICE_X64Y4          FDRE (Hold_fdre_C_D)         0.133     1.351    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.171    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X41Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     1.312 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.109     1.421    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X43Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.540    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.353     1.187    
    SLICE_X43Y10         FDRE (Hold_fdre_C_D)         0.078     1.265    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.974%)  route 0.125ns (47.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.171    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     1.312 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.125     1.437    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X45Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.542    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.333     1.209    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.070     1.279    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.596     1.206    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y1          FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.347 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.169     1.516    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X60Y1          SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.865     1.574    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y1          SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.333     1.241    
    SLICE_X60Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.350    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.990%)  route 0.141ns (50.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.175    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141     1.316 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.141     1.457    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X51Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
                         clock pessimism             -0.333     1.212    
    SLICE_X51Y7          FDRE (Hold_fdre_C_D)         0.078     1.290    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y1          FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDPE (Prop_fdpe_C_Q)         0.128     1.333 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.449    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X60Y1          SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.865     1.574    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y1          SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.356     1.218    
    SLICE_X60Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.281    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.906%)  route 0.126ns (47.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.170    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y14         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.126     1.436    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X45Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.538    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.353     1.185    
    SLICE_X45Y13         FDRE (Hold_fdre_C_D)         0.070     1.255    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X61Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X61Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X61Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X61Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X61Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X61Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y1    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y2    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.937ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.176ns  (logic 0.857ns (20.524%)  route 3.319ns (79.476%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 36.312 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150    23.335 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.912    24.247    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X55Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.861 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451    36.312    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.320    36.632    
                         clock uncertainty           -0.035    36.597    
    SLICE_X55Y7          FDRE (Setup_fdre_C_CE)      -0.413    36.184    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.184    
                         arrival time                         -24.247    
  -------------------------------------------------------------------
                         slack                                 11.937    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.176ns  (logic 0.857ns (20.524%)  route 3.319ns (79.476%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 36.312 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150    23.335 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.912    24.247    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.861 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451    36.312    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.320    36.632    
                         clock uncertainty           -0.035    36.597    
    SLICE_X54Y7          FDRE (Setup_fdre_C_CE)      -0.377    36.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.220    
                         arrival time                         -24.247    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.176ns  (logic 0.857ns (20.524%)  route 3.319ns (79.476%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 36.312 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150    23.335 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.912    24.247    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.861 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451    36.312    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.320    36.632    
                         clock uncertainty           -0.035    36.597    
    SLICE_X54Y7          FDRE (Setup_fdre_C_CE)      -0.377    36.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.220    
                         arrival time                         -24.247    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.176ns  (logic 0.857ns (20.524%)  route 3.319ns (79.476%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 36.312 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150    23.335 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.912    24.247    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.861 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451    36.312    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.320    36.632    
                         clock uncertainty           -0.035    36.597    
    SLICE_X54Y7          FDRE (Setup_fdre_C_CE)      -0.377    36.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.220    
                         arrival time                         -24.247    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.176ns  (logic 0.857ns (20.524%)  route 3.319ns (79.476%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 36.312 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150    23.335 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.912    24.247    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.861 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451    36.312    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.320    36.632    
                         clock uncertainty           -0.035    36.597    
    SLICE_X54Y7          FDRE (Setup_fdre_C_CE)      -0.377    36.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.220    
                         arrival time                         -24.247    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             12.105ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.009ns  (logic 0.857ns (21.379%)  route 3.152ns (78.621%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 36.313 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150    23.335 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.745    24.080    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X57Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.861 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452    36.313    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.320    36.633    
                         clock uncertainty           -0.035    36.598    
    SLICE_X57Y8          FDCE (Setup_fdce_C_CE)      -0.413    36.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.185    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                 12.105    

Slack (MET) :             12.148ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.044ns  (logic 0.857ns (21.190%)  route 3.187ns (78.810%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.378 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150    23.335 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.781    24.116    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X61Y7          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.861 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517    36.378    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X61Y7          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.334    36.712    
                         clock uncertainty           -0.035    36.677    
    SLICE_X61Y7          FDCE (Setup_fdce_C_CE)      -0.413    36.264    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.264    
                         arrival time                         -24.116    
  -------------------------------------------------------------------
                         slack                                 12.148    

Slack (MET) :             12.179ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.178ns  (logic 0.831ns (19.891%)  route 3.347ns (80.109%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 36.313 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.124    23.309 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.940    24.250    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X50Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.861 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452    36.313    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.320    36.633    
                         clock uncertainty           -0.035    36.598    
    SLICE_X50Y5          FDCE (Setup_fdce_C_CE)      -0.169    36.429    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.429    
                         arrival time                         -24.250    
  -------------------------------------------------------------------
                         slack                                 12.179    

Slack (MET) :             12.288ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.905ns  (logic 0.857ns (21.949%)  route 3.048ns (78.051%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.378 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150    23.335 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.641    23.976    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X61Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.861 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517    36.378    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X61Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.334    36.712    
                         clock uncertainty           -0.035    36.677    
    SLICE_X61Y8          FDCE (Setup_fdce_C_CE)      -0.413    36.264    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.264    
                         arrival time                         -23.976    
  -------------------------------------------------------------------
                         slack                                 12.288    

Slack (MET) :             12.333ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.989ns  (logic 0.831ns (20.834%)  route 3.158ns (79.166%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 36.313 - 33.333 ) 
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.124    23.309 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.751    24.060    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X51Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.861 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452    36.313    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.320    36.633    
                         clock uncertainty           -0.035    36.598    
    SLICE_X51Y5          FDCE (Setup_fdce_C_CE)      -0.205    36.393    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.393    
                         arrival time                         -24.060    
  -------------------------------------------------------------------
                         slack                                 12.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.259    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDRE (Prop_fdre_C_Q)         0.164     1.423 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.174     1.598    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X60Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.643 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.643    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X60Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.631    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.372     1.259    
    SLICE_X60Y3          FDRE (Hold_fdre_C_D)         0.120     1.379    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.260    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     1.424 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.177     1.602    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X60Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.647 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.647    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X60Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.632    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.372     1.260    
    SLICE_X60Y2          FDRE (Hold_fdre_C_D)         0.120     1.380    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.259    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y5          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.141     1.400 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.585    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.630 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.630    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X58Y5          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.631    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y5          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.372     1.259    
    SLICE_X58Y5          FDRE (Hold_fdre_C_D)         0.091     1.350    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.480ns  (logic 0.191ns (39.798%)  route 0.289ns (60.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 18.299 - 16.667 ) 
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.159    18.231    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X59Y4          LUT5 (Prop_lut5_I1_O)        0.045    18.276 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.130    18.406    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865    18.299    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.943    
    SLICE_X58Y2          FDRE (Hold_fdre_C_CE)       -0.032    17.911    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.911    
                         arrival time                          18.406    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.480ns  (logic 0.191ns (39.798%)  route 0.289ns (60.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 18.299 - 16.667 ) 
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.159    18.231    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X59Y4          LUT5 (Prop_lut5_I1_O)        0.045    18.276 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.130    18.406    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865    18.299    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.943    
    SLICE_X58Y2          FDRE (Hold_fdre_C_CE)       -0.032    17.911    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.911    
                         arrival time                          18.406    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.480ns  (logic 0.191ns (39.798%)  route 0.289ns (60.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 18.299 - 16.667 ) 
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.159    18.231    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X59Y4          LUT5 (Prop_lut5_I1_O)        0.045    18.276 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.130    18.406    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865    18.299    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.943    
    SLICE_X58Y2          FDRE (Hold_fdre_C_CE)       -0.032    17.911    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.911    
                         arrival time                          18.406    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.563ns  (logic 0.191ns (33.898%)  route 0.372ns (66.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 18.298 - 16.667 ) 
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.159    18.231    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X59Y4          LUT5 (Prop_lut5_I1_O)        0.045    18.276 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.214    18.489    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.298    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.942    
    SLICE_X58Y3          FDRE (Hold_fdre_C_CE)       -0.032    17.910    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.910    
                         arrival time                          18.489    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.563ns  (logic 0.191ns (33.898%)  route 0.372ns (66.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 18.298 - 16.667 ) 
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.159    18.231    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X59Y4          LUT5 (Prop_lut5_I1_O)        0.045    18.276 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.214    18.489    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.298    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.942    
    SLICE_X58Y3          FDRE (Hold_fdre_C_CE)       -0.032    17.910    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.910    
                         arrival time                          18.489    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.563ns  (logic 0.191ns (33.898%)  route 0.372ns (66.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 18.298 - 16.667 ) 
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.159    18.231    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X59Y4          LUT5 (Prop_lut5_I1_O)        0.045    18.276 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.214    18.489    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.298    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.942    
    SLICE_X58Y3          FDRE (Hold_fdre_C_CE)       -0.032    17.910    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.910    
                         arrival time                          18.489    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.563ns  (logic 0.191ns (33.898%)  route 0.372ns (66.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 18.298 - 16.667 ) 
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.159    18.231    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X59Y4          LUT5 (Prop_lut5_I1_O)        0.045    18.276 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.214    18.489    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.298    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.942    
    SLICE_X58Y3          FDRE (Hold_fdre_C_CE)       -0.032    17.910    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.910    
                         arrival time                          18.489    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X58Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X61Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y5    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_mb_final_clk_wiz_1_0

Setup :           10  Failing Endpoints,  Worst Slack       -4.882ns,  Total Violation      -43.775ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.882ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.390ns  (logic 4.409ns (46.957%)  route 4.981ns (53.043%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 7.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.627     1.627    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y31          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     2.083 r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[3]_replica/Q
                         net (fo=12, routed)          0.973     3.056    mb_block_i/hdmi_text_controller_0/inst/vga/drawY[3]_repN
    SLICE_X0Y33          LUT6 (Prop_lut6_I2_O)        0.124     3.180 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_93/O
                         net (fo=1, routed)           0.000     3.180    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_93_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.730 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_52/CO[3]
                         net (fo=1, routed)           0.000     3.730    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_52_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.952 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_28/O[0]
                         net (fo=29, routed)          0.952     4.904    mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[7]_0[0]
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.299     5.203 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_64/O
                         net (fo=2, routed)           0.546     5.749    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_64_n_0
    SLICE_X3Y35          LUT3 (Prop_lut3_I0_O)        0.124     5.873 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_67/O
                         net (fo=1, routed)           0.000     5.873    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_67_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.409 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_31/CO[2]
                         net (fo=7, routed)           0.350     6.759    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_31_n_1
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.313     7.072 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_29_replica/O
                         net (fo=9, routed)           0.883     7.955    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_29_n_0_repN
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.079 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_24/O
                         net (fo=1, routed)           0.000     8.079    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_24_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.480 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.480    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_6_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.814 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_5/O[1]
                         net (fo=1, routed)           0.445     9.259    mb_block_i/hdmi_text_controller_0/inst/vga/sprite_inst/state_ram_addr1[8]
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.963 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.963    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.185 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_1/O[0]
                         net (fo=1, routed)           0.832    11.017    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.492     7.110    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.110    
                         clock uncertainty           -0.234     6.876    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741     6.135    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.135    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                 -4.882    

Slack (VIOLATED) :        -4.714ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 3.926ns (42.629%)  route 5.284ns (57.371%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 7.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          0.644     2.755    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X3Y38          LUT2 (Prop_lut2_I1_O)        0.320     3.075 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72/O
                         net (fo=4, routed)           0.932     4.006    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     4.764 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.764    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.087 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_13/O[1]
                         net (fo=14, routed)          1.164     6.251    mb_block_i/hdmi_text_controller_0/inst_n_15
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.306     6.557 f  mb_block_i/hdmi_text_controller_0/vram0_i_84/O
                         net (fo=2, routed)           0.572     7.129    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_1
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.150     7.279 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45/O
                         net (fo=2, routed)           0.397     7.676    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564     8.240 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15/CO[2]
                         net (fo=5, routed)           0.745     8.986    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_n_1
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.313     9.299 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_comp/O
                         net (fo=1, routed)           0.000     9.299    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.700 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.700    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.013 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2/O[3]
                         net (fo=1, routed)           0.829    10.842    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.492     7.110    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.110    
                         clock uncertainty           -0.234     6.876    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748     6.128    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                 -4.714    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 3.947ns (43.440%)  route 5.139ns (56.560%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 7.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          0.644     2.755    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X3Y38          LUT2 (Prop_lut2_I1_O)        0.320     3.075 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72/O
                         net (fo=4, routed)           0.932     4.006    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     4.764 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.764    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.087 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_13/O[1]
                         net (fo=14, routed)          1.164     6.251    mb_block_i/hdmi_text_controller_0/inst_n_15
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.306     6.557 f  mb_block_i/hdmi_text_controller_0/vram0_i_84/O
                         net (fo=2, routed)           0.572     7.129    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_1
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.150     7.279 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45/O
                         net (fo=2, routed)           0.397     7.676    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564     8.240 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15/CO[2]
                         net (fo=5, routed)           0.745     8.986    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_n_1
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.313     9.299 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_comp/O
                         net (fo=1, routed)           0.000     9.299    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.700 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.700    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.034 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2/O[1]
                         net (fo=1, routed)           0.685    10.718    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.492     7.110    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.110    
                         clock uncertainty           -0.234     6.876    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.745     6.131    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.131    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.552ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 3.852ns (42.555%)  route 5.200ns (57.445%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 7.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          0.644     2.755    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X3Y38          LUT2 (Prop_lut2_I1_O)        0.320     3.075 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72/O
                         net (fo=4, routed)           0.932     4.006    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     4.764 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.764    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.087 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_13/O[1]
                         net (fo=14, routed)          1.164     6.251    mb_block_i/hdmi_text_controller_0/inst_n_15
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.306     6.557 f  mb_block_i/hdmi_text_controller_0/vram0_i_84/O
                         net (fo=2, routed)           0.572     7.129    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_1
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.150     7.279 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45/O
                         net (fo=2, routed)           0.397     7.676    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564     8.240 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15/CO[2]
                         net (fo=5, routed)           0.745     8.986    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_n_1
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.313     9.299 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_comp/O
                         net (fo=1, routed)           0.000     9.299    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.700 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.700    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.939 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2/O[2]
                         net (fo=1, routed)           0.745    10.684    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.492     7.110    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.110    
                         clock uncertainty           -0.234     6.876    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.744     6.132    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.132    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                 -4.552    

Slack (VIOLATED) :        -4.533ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 3.835ns (42.441%)  route 5.201ns (57.559%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 7.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          0.644     2.755    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X3Y38          LUT2 (Prop_lut2_I1_O)        0.320     3.075 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72/O
                         net (fo=4, routed)           0.932     4.006    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     4.764 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.764    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.087 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_13/O[1]
                         net (fo=14, routed)          1.164     6.251    mb_block_i/hdmi_text_controller_0/inst_n_15
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.306     6.557 f  mb_block_i/hdmi_text_controller_0/vram0_i_84/O
                         net (fo=2, routed)           0.572     7.129    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_1
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.150     7.279 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45/O
                         net (fo=2, routed)           0.397     7.676    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564     8.240 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15/CO[2]
                         net (fo=5, routed)           0.745     8.986    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_n_1
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.313     9.299 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_comp/O
                         net (fo=1, routed)           0.000     9.299    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.700 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.700    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.922 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2/O[0]
                         net (fo=1, routed)           0.747    10.669    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.492     7.110    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.110    
                         clock uncertainty           -0.234     6.876    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741     6.135    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.135    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                 -4.533    

Slack (VIOLATED) :        -4.410ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 3.792ns (42.560%)  route 5.118ns (57.440%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 7.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          0.644     2.755    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X3Y38          LUT2 (Prop_lut2_I1_O)        0.320     3.075 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72/O
                         net (fo=4, routed)           0.932     4.006    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     4.764 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.764    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.087 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_13/O[1]
                         net (fo=14, routed)          1.164     6.251    mb_block_i/hdmi_text_controller_0/inst_n_15
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.306     6.557 f  mb_block_i/hdmi_text_controller_0/vram0_i_84/O
                         net (fo=2, routed)           0.572     7.129    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_1
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.150     7.279 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45/O
                         net (fo=2, routed)           0.397     7.676    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564     8.240 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15/CO[2]
                         net (fo=5, routed)           0.471     8.712    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_n_1
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.313     9.025 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_11_comp/O
                         net (fo=1, routed)           0.000     9.025    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_11_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.605 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/O[2]
                         net (fo=1, routed)           0.937    10.542    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.492     7.110    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.110    
                         clock uncertainty           -0.234     6.876    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.744     6.132    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.132    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 -4.410    

Slack (VIOLATED) :        -4.283ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 3.852ns (43.878%)  route 4.927ns (56.122%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 7.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          0.644     2.755    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X3Y38          LUT2 (Prop_lut2_I1_O)        0.320     3.075 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72/O
                         net (fo=4, routed)           0.932     4.006    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     4.764 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.764    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.087 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_13/O[1]
                         net (fo=14, routed)          1.164     6.251    mb_block_i/hdmi_text_controller_0/inst_n_15
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.306     6.557 f  mb_block_i/hdmi_text_controller_0/vram0_i_84/O
                         net (fo=2, routed)           0.572     7.129    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_1
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.150     7.279 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45/O
                         net (fo=2, routed)           0.397     7.676    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564     8.240 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15/CO[2]
                         net (fo=5, routed)           0.471     8.712    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_n_1
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.313     9.025 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_11_comp/O
                         net (fo=1, routed)           0.000     9.025    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_11_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.665 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/O[3]
                         net (fo=1, routed)           0.746    10.411    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.492     7.110    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.110    
                         clock uncertainty           -0.234     6.876    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.748     6.128    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                 -4.283    

Slack (VIOLATED) :        -4.177ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 3.636ns (41.907%)  route 5.040ns (58.093%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 7.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          0.644     2.755    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X3Y38          LUT2 (Prop_lut2_I1_O)        0.320     3.075 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72/O
                         net (fo=4, routed)           0.932     4.006    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     4.764 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.764    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.087 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_13/O[1]
                         net (fo=14, routed)          1.164     6.251    mb_block_i/hdmi_text_controller_0/inst_n_15
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.306     6.557 f  mb_block_i/hdmi_text_controller_0/vram0_i_84/O
                         net (fo=2, routed)           0.572     7.129    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_1
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.150     7.279 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45/O
                         net (fo=2, routed)           0.397     7.676    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564     8.240 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15/CO[2]
                         net (fo=5, routed)           0.441     8.682    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_n_1
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.313     8.995 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_12_comp/O
                         net (fo=1, routed)           0.000     8.995    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_12_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.419 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/O[1]
                         net (fo=1, routed)           0.890    10.309    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.492     7.110    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.110    
                         clock uncertainty           -0.234     6.876    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.745     6.131    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.131    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                 -4.177    

Slack (VIOLATED) :        -4.124ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 3.459ns (40.095%)  route 5.168ns (59.905%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 7.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          0.644     2.755    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X3Y38          LUT2 (Prop_lut2_I1_O)        0.320     3.075 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72/O
                         net (fo=4, routed)           0.932     4.006    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     4.764 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.764    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.087 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_13/O[1]
                         net (fo=14, routed)          1.164     6.251    mb_block_i/hdmi_text_controller_0/inst_n_15
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.306     6.557 f  mb_block_i/hdmi_text_controller_0/vram0_i_84/O
                         net (fo=2, routed)           0.572     7.129    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_1
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.150     7.279 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45/O
                         net (fo=2, routed)           0.397     7.676    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564     8.240 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15/CO[2]
                         net (fo=5, routed)           0.441     8.682    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_n_1
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.313     8.995 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_12_comp/O
                         net (fo=1, routed)           0.000     8.995    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_12_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.242 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/O[0]
                         net (fo=1, routed)           1.018    10.260    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.492     7.110    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.110    
                         clock uncertainty           -0.234     6.876    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741     6.135    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.135    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                 -4.124    

Slack (VIOLATED) :        -3.514ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.192ns  (logic 3.212ns (39.210%)  route 4.980ns (60.790%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.890ns = ( 7.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          0.644     2.755    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X3Y38          LUT2 (Prop_lut2_I1_O)        0.320     3.075 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72/O
                         net (fo=4, routed)           0.932     4.006    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_72_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     4.764 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.764    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_36_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.087 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_13/O[1]
                         net (fo=14, routed)          1.164     6.251    mb_block_i/hdmi_text_controller_0/inst_n_15
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.306     6.557 f  mb_block_i/hdmi_text_controller_0/vram0_i_84/O
                         net (fo=2, routed)           0.572     7.129    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_1
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.150     7.279 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45/O
                         net (fo=2, routed)           0.397     7.676    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_45_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.564     8.240 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15/CO[2]
                         net (fo=5, routed)           0.528     8.769    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_15_n_1
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.313     9.082 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_4/O
                         net (fo=1, routed)           0.743     9.824    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.492     7.110    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.110    
                         clock uncertainty           -0.234     6.876    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.310    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                 -3.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.327ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.249ns (28.930%)  route 0.612ns (71.070%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.261     0.995    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.040 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_comp/O
                         net (fo=1, routed)           0.000     1.040    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.103 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/O[3]
                         net (fo=1, routed)           0.350     1.453    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.877    -1.225    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -1.225    
                         clock uncertainty            0.234    -0.991    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.118    -0.873    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.430ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.355ns (36.713%)  route 0.612ns (63.287%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.261     0.995    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.040 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_comp/O
                         net (fo=1, routed)           0.000     1.040    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.155    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.209 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2/O[0]
                         net (fo=1, routed)           0.351     1.560    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.877    -1.225    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -1.225    
                         clock uncertainty            0.234    -0.991    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.121    -0.870    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.438ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.392ns (40.211%)  route 0.583ns (59.789%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.261     0.995    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.040 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_comp/O
                         net (fo=1, routed)           0.000     1.040    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.155    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.246 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2/O[1]
                         net (fo=1, routed)           0.322     1.567    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.877    -1.225    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -1.225    
                         clock uncertainty            0.234    -0.991    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.121    -0.870    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.440ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.366ns (37.511%)  route 0.610ns (62.489%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.261     0.995    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.040 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_comp/O
                         net (fo=1, routed)           0.000     1.040    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.155    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.220 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2/O[2]
                         net (fo=1, routed)           0.348     1.568    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.877    -1.225    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -1.225    
                         clock uncertainty            0.234    -0.991    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.120    -0.871    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.871    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.480ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.391ns (38.580%)  route 0.622ns (61.420%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.261     0.995    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.040 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_comp/O
                         net (fo=1, routed)           0.000     1.040    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.155    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.245 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2/O[3]
                         net (fo=1, routed)           0.361     1.606    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.877    -1.225    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -1.225    
                         clock uncertainty            0.234    -0.991    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.118    -0.873    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.394ns (38.739%)  route 0.623ns (61.261%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.261     0.995    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.040 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_comp/O
                         net (fo=1, routed)           0.000     1.040    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_9_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.155 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.155    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.194 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.194    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_2_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.248 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_1/O[0]
                         net (fo=1, routed)           0.362     1.610    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.877    -1.225    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -1.225    
                         clock uncertainty            0.234    -0.991    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.121    -0.870    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.880%)  route 0.916ns (83.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.567     1.301    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[9]
    SLICE_X4Y38          LUT4 (Prop_lut4_I1_O)        0.045     1.346 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_4/O
                         net (fo=1, routed)           0.349     1.694    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.877    -1.225    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -1.225    
                         clock uncertainty            0.234    -0.991    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.808    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.543ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.251ns (23.236%)  route 0.829ns (76.764%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.428     1.162    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.207 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_11_comp/O
                         net (fo=1, routed)           0.000     1.207    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_11_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.272 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/O[1]
                         net (fo=1, routed)           0.401     1.673    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.877    -1.225    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -1.225    
                         clock uncertainty            0.234    -0.991    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.121    -0.870    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.588ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.256ns (22.757%)  route 0.869ns (77.243%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.428     1.162    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.207 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_12_comp/O
                         net (fo=1, routed)           0.000     1.207    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_12_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.277 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/O[0]
                         net (fo=1, routed)           0.441     1.718    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.877    -1.225    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -1.225    
                         clock uncertainty            0.234    -0.991    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.121    -0.870    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.604ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_final_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.427ns (37.462%)  route 0.713ns (62.538%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[8]/Q
                         net (fo=28, routed)          0.144     0.877    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[8]
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.045     0.922 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_40/O
                         net (fo=1, routed)           0.000     0.922    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_40_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.986 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_13/O[3]
                         net (fo=8, routed)           0.158     1.144    mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[8]_0[3]
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.111     1.255 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_10_comp/O
                         net (fo=1, routed)           0.000     1.255    mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_10_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.321 r  mb_block_i/hdmi_text_controller_0/inst/vga/vram0_i_3/O[2]
                         net (fo=1, routed)           0.411     1.732    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.877    -1.225    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -1.225    
                         clock uncertainty            0.234    -0.991    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.120    -0.871    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.871    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  2.604    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_final_clk_wiz_1_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           12  Failing Endpoints,  Worst Slack      -10.775ns,  Total Violation     -126.008ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.775ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        24.365ns  (logic 6.851ns (28.118%)  route 17.514ns (71.882%))
  Logic Levels:           24  (CARRY4=2 LUT1=1 LUT3=4 LUT5=4 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 27.642 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.611    27.642    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454    30.096 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=3, routed)           0.801    30.896    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[22]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124    31.020 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155/O
                         net (fo=1, routed)           0.000    31.020    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.600 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_140/O[2]
                         net (fo=9, routed)           0.979    32.579    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_26_0[2]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.302    32.881 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64/O
                         net (fo=1, routed)           0.000    32.881    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.108 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_25/O[1]
                         net (fo=2, routed)           0.874    33.982    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address0[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I0_O)        0.303    34.285 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_11/O
                         net (fo=1925, routed)        1.672    35.957    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[5]
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.081 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1/O
                         net (fo=1, routed)           0.960    37.041    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.165 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329/O
                         net (fo=1, routed)           0.664    37.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124    37.953 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151/O
                         net (fo=1, routed)           1.046    38.998    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I1_O)        0.124    39.122 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52/O
                         net (fo=1, routed)           0.859    39.981    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.105 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.774    40.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    41.003 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    41.003    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    41.215 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.215    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    41.309 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    42.183    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    42.499 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    43.480    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    43.604 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    45.507    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    45.631 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    46.547    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.671 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    47.796    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    47.920 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    48.974    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    49.098 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    49.098    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    49.315 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.315    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    49.409 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    50.236    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    50.552 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          0.913    51.464    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I2_O)        0.124    51.588 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_2_comp/O
                         net (fo=1, routed)           0.294    51.882    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_2_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    52.006 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    52.006    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.199    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.032    41.231    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.231    
                         arrival time                         -52.006    
  -------------------------------------------------------------------
                         slack                                -10.775    

Slack (VIOLATED) :        -10.719ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        24.308ns  (logic 7.661ns (31.516%)  route 16.647ns (68.484%))
  Logic Levels:           26  (CARRY4=2 LUT1=1 LUT3=3 LUT4=1 LUT5=4 LUT6=9 MUXF7=4 MUXF8=2)
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 27.642 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.611    27.642    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454    30.096 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=3, routed)           0.801    30.896    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[22]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124    31.020 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155/O
                         net (fo=1, routed)           0.000    31.020    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.600 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_140/O[2]
                         net (fo=9, routed)           0.979    32.579    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_26_0[2]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.302    32.881 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64/O
                         net (fo=1, routed)           0.000    32.881    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.108 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_25/O[1]
                         net (fo=2, routed)           0.874    33.982    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address0[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I0_O)        0.303    34.285 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_11/O
                         net (fo=1925, routed)        1.672    35.957    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[5]
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.081 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1/O
                         net (fo=1, routed)           0.960    37.041    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.165 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329/O
                         net (fo=1, routed)           0.664    37.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124    37.953 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151/O
                         net (fo=1, routed)           1.046    38.998    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I1_O)        0.124    39.122 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52/O
                         net (fo=1, routed)           0.859    39.981    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.105 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.774    40.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    41.003 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    41.003    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    41.215 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.215    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    41.309 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    42.147    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    42.463 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    42.836    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    42.960 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    43.556    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    43.680 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    45.822    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    45.946 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    46.726    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    46.850 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    46.850    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    47.062 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    47.983    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    48.282 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    48.282    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    48.499 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    49.692    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    49.991 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    49.991    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    50.229 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    50.229    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    50.333 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.868    51.201    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.316    51.517 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_2_comp/O
                         net (fo=1, routed)           0.309    51.826    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_2_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.124    51.950 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    51.950    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.199    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.031    41.230    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.230    
                         arrival time                         -51.950    
  -------------------------------------------------------------------
                         slack                                -10.719    

Slack (VIOLATED) :        -10.627ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        24.215ns  (logic 7.661ns (31.637%)  route 16.554ns (68.363%))
  Logic Levels:           26  (CARRY4=2 LUT1=1 LUT3=2 LUT4=2 LUT5=4 LUT6=9 MUXF7=4 MUXF8=2)
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 27.642 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.611    27.642    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454    30.096 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=3, routed)           0.801    30.896    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[22]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124    31.020 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155/O
                         net (fo=1, routed)           0.000    31.020    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.600 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_140/O[2]
                         net (fo=9, routed)           0.979    32.579    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_26_0[2]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.302    32.881 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64/O
                         net (fo=1, routed)           0.000    32.881    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.108 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_25/O[1]
                         net (fo=2, routed)           0.874    33.982    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address0[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I0_O)        0.303    34.285 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_11/O
                         net (fo=1925, routed)        1.672    35.957    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[5]
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.081 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1/O
                         net (fo=1, routed)           0.960    37.041    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.165 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329/O
                         net (fo=1, routed)           0.664    37.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124    37.953 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151/O
                         net (fo=1, routed)           1.046    38.998    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I1_O)        0.124    39.122 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52/O
                         net (fo=1, routed)           0.859    39.981    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.105 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.774    40.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    41.003 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    41.003    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    41.215 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.215    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    41.309 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    42.147    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    42.463 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    42.836    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    42.960 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    43.556    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    43.680 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    45.822    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    45.946 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    46.726    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    46.850 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    46.850    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    47.062 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    47.983    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    48.282 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    48.282    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    48.499 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    49.692    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    49.991 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    49.991    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    50.229 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    50.229    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    50.333 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.789    51.122    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.316    51.438 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_3_comp/O
                         net (fo=1, routed)           0.295    51.733    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_3_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    51.857 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_2_comp/O
                         net (fo=1, routed)           0.000    51.857    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_2_n_0
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.199    
    SLICE_X41Y58         FDRE (Setup_fdre_C_D)        0.031    41.230    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.230    
                         arrival time                         -51.857    
  -------------------------------------------------------------------
                         slack                                -10.627    

Slack (VIOLATED) :        -10.573ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        24.161ns  (logic 6.851ns (28.355%)  route 17.310ns (71.645%))
  Logic Levels:           24  (CARRY4=2 LUT1=1 LUT2=1 LUT3=3 LUT5=4 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 27.642 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.611    27.642    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454    30.096 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=3, routed)           0.801    30.896    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[22]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124    31.020 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155/O
                         net (fo=1, routed)           0.000    31.020    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.600 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_140/O[2]
                         net (fo=9, routed)           0.979    32.579    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_26_0[2]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.302    32.881 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64/O
                         net (fo=1, routed)           0.000    32.881    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.108 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_25/O[1]
                         net (fo=2, routed)           0.874    33.982    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address0[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I0_O)        0.303    34.285 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_11/O
                         net (fo=1925, routed)        1.672    35.957    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[5]
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.081 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1/O
                         net (fo=1, routed)           0.960    37.041    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.165 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329/O
                         net (fo=1, routed)           0.664    37.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124    37.953 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151/O
                         net (fo=1, routed)           1.046    38.998    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I1_O)        0.124    39.122 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52/O
                         net (fo=1, routed)           0.859    39.981    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.105 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.774    40.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    41.003 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    41.003    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    41.215 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.215    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    41.309 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    42.183    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    42.499 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    43.480    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    43.604 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    45.507    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    45.631 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    46.547    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.671 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    47.796    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    47.920 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    48.974    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    49.098 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    49.098    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    49.315 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.315    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    49.409 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    50.236    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    50.552 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          0.583    51.135    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.124    51.259 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_4/O
                         net (fo=1, routed)           0.420    51.679    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    51.803 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_1/O
                         net (fo=1, routed)           0.000    51.803    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.199    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.031    41.230    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         41.230    
                         arrival time                         -51.803    
  -------------------------------------------------------------------
                         slack                                -10.573    

Slack (VIOLATED) :        -10.528ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        24.116ns  (logic 6.596ns (27.351%)  route 17.520ns (72.649%))
  Logic Levels:           24  (CARRY4=2 LUT1=1 LUT3=3 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        3.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 27.642 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.611    27.642    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454    30.096 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=3, routed)           0.801    30.896    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[22]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124    31.020 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155/O
                         net (fo=1, routed)           0.000    31.020    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.600 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_140/O[2]
                         net (fo=9, routed)           0.979    32.579    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_26_0[2]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.302    32.881 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64/O
                         net (fo=1, routed)           0.000    32.881    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.108 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_25/O[1]
                         net (fo=2, routed)           0.874    33.982    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address0[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I0_O)        0.303    34.285 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_11/O
                         net (fo=1925, routed)        1.672    35.957    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[5]
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.081 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1/O
                         net (fo=1, routed)           0.960    37.041    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.165 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329/O
                         net (fo=1, routed)           0.664    37.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124    37.953 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151/O
                         net (fo=1, routed)           1.046    38.998    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I1_O)        0.124    39.122 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52/O
                         net (fo=1, routed)           0.859    39.981    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.105 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.774    40.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    41.003 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    41.003    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    41.215 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.215    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    41.309 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    42.147    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    42.463 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.377    42.841    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    42.965 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_47/O
                         net (fo=1, routed)           0.313    43.277    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_1
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    43.401 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_13/O
                         net (fo=1925, routed)        2.356    45.757    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[3]
    SLICE_X58Y56         LUT6 (Prop_lut6_I3_O)        0.124    45.881 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g658_b3/O
                         net (fo=1, routed)           0.680    46.561    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g658_b3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.124    46.685 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_85/O
                         net (fo=1, routed)           0.669    47.354    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_85_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    47.478 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_30/O
                         net (fo=1, routed)           1.170    48.648    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_30_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.124    48.772 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.639    49.411    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_8_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.124    49.535 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.823    50.358    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_2_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124    50.482 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0/O
                         net (fo=13, routed)          0.877    51.358    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[3]
    SLICE_X43Y60         LUT5 (Prop_lut5_I3_O)        0.124    51.482 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_2/O
                         net (fo=1, routed)           0.151    51.634    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_2_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.124    51.758 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    51.758    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.435    41.435    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.236    41.198    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.031    41.229    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         41.229    
                         arrival time                         -51.758    
  -------------------------------------------------------------------
                         slack                                -10.528    

Slack (VIOLATED) :        -10.451ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        24.037ns  (logic 6.727ns (27.986%)  route 17.310ns (72.014%))
  Logic Levels:           23  (CARRY4=2 LUT1=1 LUT3=3 LUT5=4 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        3.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 27.642 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.611    27.642    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454    30.096 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=3, routed)           0.801    30.896    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[22]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124    31.020 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155/O
                         net (fo=1, routed)           0.000    31.020    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.600 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_140/O[2]
                         net (fo=9, routed)           0.979    32.579    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_26_0[2]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.302    32.881 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64/O
                         net (fo=1, routed)           0.000    32.881    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.108 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_25/O[1]
                         net (fo=2, routed)           0.874    33.982    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address0[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I0_O)        0.303    34.285 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_11/O
                         net (fo=1925, routed)        1.672    35.957    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[5]
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.081 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1/O
                         net (fo=1, routed)           0.960    37.041    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.165 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329/O
                         net (fo=1, routed)           0.664    37.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124    37.953 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151/O
                         net (fo=1, routed)           1.046    38.998    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I1_O)        0.124    39.122 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52/O
                         net (fo=1, routed)           0.859    39.981    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.105 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.774    40.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    41.003 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    41.003    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    41.215 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.215    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    41.309 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    42.183    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    42.499 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    43.480    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    43.604 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    45.507    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    45.631 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    46.547    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.671 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    47.796    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    47.920 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    48.974    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    49.098 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    49.098    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    49.315 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.315    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    49.409 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    50.236    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    50.552 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          1.003    51.554    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    51.678 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    51.678    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[1]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.435    41.435    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.236    41.198    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.029    41.227    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.227    
                         arrival time                         -51.678    
  -------------------------------------------------------------------
                         slack                                -10.451    

Slack (VIOLATED) :        -10.445ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        24.031ns  (logic 7.661ns (31.879%)  route 16.370ns (68.121%))
  Logic Levels:           26  (CARRY4=2 LUT1=1 LUT3=3 LUT4=1 LUT5=5 LUT6=8 MUXF7=4 MUXF8=2)
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 27.642 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.611    27.642    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454    30.096 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=3, routed)           0.801    30.896    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[22]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124    31.020 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155/O
                         net (fo=1, routed)           0.000    31.020    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.600 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_140/O[2]
                         net (fo=9, routed)           0.979    32.579    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_26_0[2]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.302    32.881 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64/O
                         net (fo=1, routed)           0.000    32.881    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.108 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_25/O[1]
                         net (fo=2, routed)           0.874    33.982    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address0[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I0_O)        0.303    34.285 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_11/O
                         net (fo=1925, routed)        1.672    35.957    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[5]
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.081 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1/O
                         net (fo=1, routed)           0.960    37.041    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.165 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329/O
                         net (fo=1, routed)           0.664    37.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124    37.953 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151/O
                         net (fo=1, routed)           1.046    38.998    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I1_O)        0.124    39.122 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52/O
                         net (fo=1, routed)           0.859    39.981    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.105 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.774    40.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    41.003 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    41.003    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    41.215 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.215    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    41.309 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    42.147    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    42.463 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    42.836    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    42.960 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    43.556    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    43.680 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    45.822    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    45.946 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    46.726    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    46.850 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    46.850    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    47.062 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    47.983    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    48.282 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    48.282    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    48.499 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    49.692    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    49.991 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    49.991    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    50.229 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    50.229    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    50.333 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.738    51.071    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X40Y57         LUT5 (Prop_lut5_I2_O)        0.316    51.387 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.162    51.549    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_2_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I1_O)        0.124    51.673 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    51.673    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.199    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.029    41.228    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.228    
                         arrival time                         -51.673    
  -------------------------------------------------------------------
                         slack                                -10.445    

Slack (VIOLATED) :        -10.435ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        24.022ns  (logic 6.727ns (28.003%)  route 17.295ns (71.997%))
  Logic Levels:           23  (CARRY4=2 LUT1=1 LUT3=3 LUT5=4 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 27.642 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.611    27.642    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454    30.096 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=3, routed)           0.801    30.896    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[22]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124    31.020 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155/O
                         net (fo=1, routed)           0.000    31.020    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.600 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_140/O[2]
                         net (fo=9, routed)           0.979    32.579    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_26_0[2]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.302    32.881 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64/O
                         net (fo=1, routed)           0.000    32.881    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.108 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_25/O[1]
                         net (fo=2, routed)           0.874    33.982    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address0[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I0_O)        0.303    34.285 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_11/O
                         net (fo=1925, routed)        1.672    35.957    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[5]
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.081 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1/O
                         net (fo=1, routed)           0.960    37.041    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.165 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329/O
                         net (fo=1, routed)           0.664    37.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124    37.953 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151/O
                         net (fo=1, routed)           1.046    38.998    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I1_O)        0.124    39.122 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52/O
                         net (fo=1, routed)           0.859    39.981    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.105 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.774    40.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    41.003 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    41.003    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    41.215 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.215    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    41.309 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    42.183    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    42.499 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    43.480    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    43.604 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    45.507    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    45.631 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    46.547    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.671 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    47.796    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    47.920 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    48.974    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    49.098 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    49.098    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    49.315 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.315    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    49.409 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    50.236    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    50.552 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          0.988    51.540    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124    51.664 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    51.664    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[2]_i_1_n_0
    SLICE_X41Y56         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.437    41.437    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y56         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.236    41.200    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.029    41.229    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.229    
                         arrival time                         -51.664    
  -------------------------------------------------------------------
                         slack                                -10.435    

Slack (VIOLATED) :        -10.430ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        24.019ns  (logic 7.661ns (31.895%)  route 16.358ns (68.105%))
  Logic Levels:           26  (CARRY4=2 LUT1=1 LUT3=3 LUT4=1 LUT5=5 LUT6=8 MUXF7=4 MUXF8=2)
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 27.642 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.611    27.642    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454    30.096 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=3, routed)           0.801    30.896    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[22]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124    31.020 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155/O
                         net (fo=1, routed)           0.000    31.020    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.600 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_140/O[2]
                         net (fo=9, routed)           0.979    32.579    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_26_0[2]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.302    32.881 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64/O
                         net (fo=1, routed)           0.000    32.881    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.108 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_25/O[1]
                         net (fo=2, routed)           0.874    33.982    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address0[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I0_O)        0.303    34.285 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_11/O
                         net (fo=1925, routed)        1.672    35.957    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[5]
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.081 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1/O
                         net (fo=1, routed)           0.960    37.041    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.165 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329/O
                         net (fo=1, routed)           0.664    37.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124    37.953 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151/O
                         net (fo=1, routed)           1.046    38.998    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I1_O)        0.124    39.122 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52/O
                         net (fo=1, routed)           0.859    39.981    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.105 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.774    40.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    41.003 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    41.003    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    41.215 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.215    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    41.309 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    42.147    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    42.463 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    42.836    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    42.960 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    43.556    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    43.680 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    45.822    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    45.946 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    46.726    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    46.850 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    46.850    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    47.062 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    47.983    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    48.282 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    48.282    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    48.499 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    49.692    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    49.991 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    49.991    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    50.229 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    50.229    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    50.333 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.736    51.069    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.316    51.385 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_2/O
                         net (fo=1, routed)           0.151    51.537    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_2_n_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I1_O)        0.124    51.661 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    51.661    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.199    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)        0.031    41.230    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.230    
                         arrival time                         -51.661    
  -------------------------------------------------------------------
                         slack                                -10.430    

Slack (VIOLATED) :        -10.387ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        24.022ns  (logic 7.661ns (31.892%)  route 16.361ns (68.108%))
  Logic Levels:           26  (CARRY4=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=9 MUXF7=4 MUXF8=2)
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 27.642 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.611    27.642    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454    30.096 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=3, routed)           0.801    30.896    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[22]
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124    31.020 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155/O
                         net (fo=1, routed)           0.000    31.020    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_155_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.600 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_140/O[2]
                         net (fo=9, routed)           0.979    32.579    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_26_0[2]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.302    32.881 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64/O
                         net (fo=1, routed)           0.000    32.881    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_64_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.108 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp_i_25/O[1]
                         net (fo=2, routed)           0.874    33.982    mb_block_i/hdmi_text_controller_0/inst/counter_inst/temp_rom_address0[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I0_O)        0.303    34.285 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_11/O
                         net (fo=1925, routed)        1.672    35.957    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[5]
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.081 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1/O
                         net (fo=1, routed)           0.960    37.041    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g643_b1_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.165 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329/O
                         net (fo=1, routed)           0.664    37.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_329_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124    37.953 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151/O
                         net (fo=1, routed)           1.046    38.998    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_151_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I1_O)        0.124    39.122 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52/O
                         net (fo=1, routed)           0.859    39.981    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_52_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.105 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.774    40.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_16_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    41.003 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    41.003    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    41.215 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    41.215    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    41.309 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    42.147    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    42.463 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    42.836    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    42.960 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    43.556    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    43.680 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    45.822    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    45.946 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    46.726    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    46.850 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    46.850    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    47.062 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    47.983    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    48.282 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    48.282    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    48.499 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    49.692    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    49.991 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    49.991    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    50.229 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    50.229    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    50.333 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.725    51.058    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.316    51.374 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_3/O
                         net (fo=1, routed)           0.165    51.539    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_3_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    51.663 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    51.663    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436    41.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X42Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.199    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.077    41.276    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         41.276    
                         arrival time                         -51.663    
  -------------------------------------------------------------------
                         slack                                -10.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.667ns (12.311%)  route 4.751ns (87.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.444    -2.937    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X9Y34          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.367    -2.570 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/Q
                         net (fo=2, routed)           0.621    -1.949    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.100    -1.849 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/text_rom_addr_reg[15]_i_9/O
                         net (fo=2, routed)           0.768    -1.081    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]_0
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.100    -0.981 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_5/O
                         net (fo=12, routed)          3.362     2.381    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.100     2.481 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     2.481    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_2_n_0
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.553     1.553    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/C
                         clock pessimism              0.000     1.553    
                         clock uncertainty            0.236     1.789    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.270     2.059    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 0.667ns (12.027%)  route 4.879ns (87.973%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.444    -2.937    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X9Y34          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.367    -2.570 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/Q
                         net (fo=2, routed)           0.621    -1.949    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.100    -1.849 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/text_rom_addr_reg[15]_i_9/O
                         net (fo=2, routed)           0.768    -1.081    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]_0
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.100    -0.981 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_5/O
                         net (fo=12, routed)          3.489     2.509    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.100     2.609 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.609    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.552     1.552    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/C
                         clock pessimism              0.000     1.552    
                         clock uncertainty            0.236     1.788    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.270     2.058    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.667ns (11.841%)  route 4.966ns (88.159%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.444    -2.937    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X9Y34          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.367    -2.570 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/Q
                         net (fo=2, routed)           0.621    -1.949    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.100    -1.849 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/text_rom_addr_reg[15]_i_9/O
                         net (fo=2, routed)           0.768    -1.081    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]_0
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.100    -0.981 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_5/O
                         net (fo=12, routed)          3.576     2.596    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.100     2.696 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.696    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.553     1.553    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/C
                         clock pessimism              0.000     1.553    
                         clock uncertainty            0.236     1.789    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.271     2.060    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.321ns (11.678%)  route 2.428ns (88.322%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X9Y34          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/Q
                         net (fo=2, routed)           0.293    -0.411    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.045    -0.366 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/text_rom_addr_reg[15]_i_9/O
                         net (fo=2, routed)           0.347    -0.019    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]_0
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.026 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_5/O
                         net (fo=12, routed)          1.274     1.299    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]_0
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.344 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[2]_i_2_comp/O
                         net (fo=1, routed)           0.514     1.858    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[2]_i_2_n_0_repN
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.903 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.903    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[2]_i_1_n_0
    SLICE_X41Y56         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.831     0.831    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y56         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.236     1.067    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.091     1.158    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 0.667ns (11.552%)  route 5.107ns (88.448%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.444    -2.937    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X9Y34          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.367    -2.570 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/Q
                         net (fo=2, routed)           0.621    -1.949    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.100    -1.849 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/text_rom_addr_reg[15]_i_9/O
                         net (fo=2, routed)           0.768    -1.081    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]_0
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.100    -0.981 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_5/O
                         net (fo=12, routed)          3.717     2.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.100     2.837 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.837    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.553     1.553    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/C
                         clock pessimism              0.000     1.553    
                         clock uncertainty            0.236     1.789    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.269     2.058    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.276ns (9.696%)  route 2.571ns (90.304%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X9Y34          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/Q
                         net (fo=2, routed)           0.293    -0.411    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.045    -0.366 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/text_rom_addr_reg[15]_i_9/O
                         net (fo=2, routed)           0.347    -0.019    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]_0
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.026 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_5/O
                         net (fo=12, routed)          1.930     1.956    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.045     2.001 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.001    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[2]_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.830     0.830    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[2]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.236     1.066    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.091     1.157    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.276ns (9.655%)  route 2.583ns (90.345%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X9Y34          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]/Q
                         net (fo=2, routed)           0.293    -0.411    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.045    -0.366 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/text_rom_addr_reg[15]_i_9/O
                         net (fo=2, routed)           0.347    -0.019    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/control_reg_reg[2]_0
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.026 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_5/O
                         net (fo=12, routed)          1.942     1.968    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.045     2.013 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.013    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.830     0.830    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.236     1.066    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.092     1.158    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 1.280ns (44.966%)  route 1.567ns (55.034%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.607    -0.800    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585    -0.215 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=3, routed)           0.250     0.034    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[13]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.045     0.079 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_146/O
                         net (fo=1, routed)           0.000     0.079    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_146_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.188 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_114/CO[3]
                         net (fo=1, routed)           0.000     0.188    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_114_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.228 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_97/CO[3]
                         net (fo=1, routed)           0.000     0.228    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_97_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.281 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_93/O[0]
                         net (fo=6, routed)           0.455     0.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_address2[8]
    SLICE_X34Y50         LUT3 (Prop_lut3_I0_O)        0.105     0.842 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_54/O
                         net (fo=1, routed)           0.000     0.842    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_54_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.987 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_18/O[2]
                         net (fo=1, routed)           0.223     1.209    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_address0[14]
    SLICE_X35Y56         LUT5 (Prop_lut5_I1_O)        0.108     1.317 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_2/O
                         net (fo=5, routed)           0.343     1.660    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[14]
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.705 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0/O
                         net (fo=13, routed)          0.296     2.001    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[3]
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.045     2.046 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.046    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[1]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.829     0.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.236     1.065    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.091     1.156    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 1.325ns (46.008%)  route 1.555ns (53.992%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.607    -0.800    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585    -0.215 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=3, routed)           0.250     0.034    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[13]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.045     0.079 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_146/O
                         net (fo=1, routed)           0.000     0.079    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_146_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.188 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_114/CO[3]
                         net (fo=1, routed)           0.000     0.188    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_114_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.228 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_97/CO[3]
                         net (fo=1, routed)           0.000     0.228    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_97_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.281 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_93/O[0]
                         net (fo=6, routed)           0.455     0.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_address2[8]
    SLICE_X34Y50         LUT3 (Prop_lut3_I0_O)        0.105     0.842 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_54/O
                         net (fo=1, routed)           0.000     0.842    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_54_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.987 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_18/O[2]
                         net (fo=1, routed)           0.223     1.209    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_address0[14]
    SLICE_X35Y56         LUT5 (Prop_lut5_I1_O)        0.108     1.317 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_2/O
                         net (fo=5, routed)           0.343     1.660    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[14]
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.705 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0/O
                         net (fo=13, routed)          0.229     1.934    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[3]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.979 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_3/O
                         net (fo=1, routed)           0.056     2.035    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_3_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.080 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.080    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.830     0.830    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X42Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.236     1.066    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.120     1.186    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.406ns (49.039%)  route 1.461ns (50.961%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.607    -0.800    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585    -0.215 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=3, routed)           0.250     0.034    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/ram_data[13]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.045     0.079 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_146/O
                         net (fo=1, routed)           0.000     0.079    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_146_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.188 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_114/CO[3]
                         net (fo=1, routed)           0.000     0.188    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_114_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.228 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_97/CO[3]
                         net (fo=1, routed)           0.000     0.228    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_97_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.281 r  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/final_rom_dis_i_93/O[0]
                         net (fo=6, routed)           0.455     0.737    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_address2[8]
    SLICE_X34Y50         LUT3 (Prop_lut3_I0_O)        0.105     0.842 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_54/O
                         net (fo=1, routed)           0.000     0.842    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_54_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.987 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_18/O[2]
                         net (fo=1, routed)           0.223     1.209    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_address0[14]
    SLICE_X35Y56         LUT5 (Prop_lut5_I1_O)        0.108     1.317 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_2/O
                         net (fo=5, routed)           0.243     1.561    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[14]
    SLICE_X39Y58         MUXF7 (Prop_muxf7_S_O)       0.085     1.646 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.646    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I1_O)      0.019     1.665 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.290     1.955    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.112     2.067 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.067    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[0]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.830     0.830    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[0]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.236     1.066    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.092     1.158    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.909    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mb_final_clk_wiz_1_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        9.099ns  (logic 0.642ns (7.056%)  route 8.457ns (92.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    27.602    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518    28.120 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          5.122    33.242    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.124    33.366 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=146, routed)         3.335    36.701    mb_block_i/hdmi_text_controller_0/inst/vga/AR[0]
    SLICE_X3Y33          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.512    41.512    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y33          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.236    41.276    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405    40.871    mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         40.871    
                         arrival time                         -36.701    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        9.099ns  (logic 0.642ns (7.056%)  route 8.457ns (92.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    27.602    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518    28.120 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          5.122    33.242    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.124    33.366 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=146, routed)         3.335    36.701    mb_block_i/hdmi_text_controller_0/inst/vga/AR[0]
    SLICE_X3Y33          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.512    41.512    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y33          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[1]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.236    41.276    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405    40.871    mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[1]
  -------------------------------------------------------------------
                         required time                         40.871    
                         arrival time                         -36.701    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[2]_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        9.099ns  (logic 0.642ns (7.056%)  route 8.457ns (92.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    27.602    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518    28.120 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          5.122    33.242    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.124    33.366 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=146, routed)         3.335    36.701    mb_block_i/hdmi_text_controller_0/inst/vga/AR[0]
    SLICE_X3Y33          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.512    41.512    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y33          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[2]_replica/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.236    41.276    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405    40.871    mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         40.871    
                         arrival time                         -36.701    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.604ns  (logic 0.670ns (7.787%)  route 7.934ns (92.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    27.602    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518    28.120 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          4.602    32.722    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.152    32.874 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.332    36.206    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X5Y24          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.500    41.500    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y24          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.236    41.264    
    SLICE_X5Y24          FDCE (Recov_fdce_C_CLR)     -0.607    40.657    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.657    
                         arrival time                         -36.206    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.604ns  (logic 0.670ns (7.787%)  route 7.934ns (92.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    27.602    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518    28.120 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          4.602    32.722    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.152    32.874 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.332    36.206    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X5Y24          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.500    41.500    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y24          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.236    41.264    
    SLICE_X5Y24          FDCE (Recov_fdce_C_CLR)     -0.607    40.657    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.657    
                         arrival time                         -36.206    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.604ns  (logic 0.670ns (7.787%)  route 7.934ns (92.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    27.602    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518    28.120 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          4.602    32.722    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.152    32.874 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.332    36.206    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y25          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.502    41.502    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.607    40.659    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         40.659    
                         arrival time                         -36.206    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.604ns  (logic 0.670ns (7.787%)  route 7.934ns (92.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    27.602    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518    28.120 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          4.602    32.722    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.152    32.874 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.332    36.206    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y25          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.502    41.502    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.607    40.659    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         40.659    
                         arrival time                         -36.206    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.604ns  (logic 0.670ns (7.787%)  route 7.934ns (92.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    27.602    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518    28.120 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          4.602    32.722    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.152    32.874 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.332    36.206    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y25          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.502    41.502    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.607    40.659    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         40.659    
                         arrival time                         -36.206    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.604ns  (logic 0.670ns (7.787%)  route 7.934ns (92.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    27.602    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518    28.120 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          4.602    32.722    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.152    32.874 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.332    36.206    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y25          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.502    41.502    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.607    40.659    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         40.659    
                         arrival time                         -36.206    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[4]_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.809ns  (logic 0.642ns (7.288%)  route 8.167ns (92.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    27.602    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518    28.120 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          5.122    33.242    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.124    33.366 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=146, routed)         3.045    36.411    mb_block_i/hdmi_text_controller_0/inst/vga/AR[0]
    SLICE_X3Y32          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[4]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457    41.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.511    41.511    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X3Y32          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[4]_replica/C
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.236    41.275    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    40.870    mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -36.411    
  -------------------------------------------------------------------
                         slack                                  4.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.208ns (7.288%)  route 2.646ns (92.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.053     1.375    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.044     1.419 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.593     2.012    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X3Y15          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.860     0.860    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y15          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.236     1.096    
    SLICE_X3Y15          FDCE (Remov_fdce_C_CLR)     -0.154     0.942    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.208ns (7.288%)  route 2.646ns (92.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.053     1.375    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.044     1.419 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.593     2.012    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X3Y15          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.860     0.860    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y15          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.236     1.096    
    SLICE_X3Y15          FDCE (Remov_fdce_C_CLR)     -0.154     0.942    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.208ns (7.007%)  route 2.760ns (92.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.053     1.375    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.044     1.419 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.707     2.127    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X3Y16          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.859     0.859    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y16          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.236     1.095    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.154     0.941    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.208ns (6.613%)  route 2.937ns (93.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.053     1.375    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.044     1.419 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.884     2.303    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y15          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.860     0.860    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y15          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.236     1.096    
    SLICE_X1Y15          FDCE (Remov_fdce_C_CLR)     -0.154     0.942    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.209ns (6.434%)  route 3.039ns (93.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.398     1.720    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.765 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=146, routed)         0.641     2.406    mb_block_i/hdmi_text_controller_0/inst/vga/AR[0]
    SLICE_X6Y26          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.849     0.849    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y26          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[3]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.236     1.085    
    SLICE_X6Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.018    mb_block_i/hdmi_text_controller_0/inst/vga/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga/vs_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.209ns (6.445%)  route 3.034ns (93.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.398     1.720    mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.765 f  mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=146, routed)         0.636     2.401    mb_block_i/hdmi_text_controller_0/inst/vga/AR[0]
    SLICE_X4Y29          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga/vs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853     0.853    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X4Y29          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/vs_reg/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.236     1.089    
    SLICE_X4Y29          FDCE (Remov_fdce_C_CLR)     -0.092     0.997    mb_block_i/hdmi_text_controller_0/inst/vga/vs_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.208ns (6.483%)  route 3.001ns (93.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.053     1.375    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.044     1.419 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.947     2.367    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y16          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.859     0.859    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y16          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.236     1.095    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.154     0.941    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.208ns (6.483%)  route 3.001ns (93.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.053     1.375    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.044     1.419 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.947     2.367    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y16          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.859     0.859    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y16          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.236     1.095    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.154     0.941    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.208ns (6.392%)  route 3.046ns (93.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.053     1.375    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.044     1.419 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.993     2.412    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X2Y17          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.858     0.858    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y17          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.236     1.094    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.129     0.965    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_final_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.208ns (6.330%)  route 3.078ns (93.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.053     1.375    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.044     1.419 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.025     2.444    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y17          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.858     0.858    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y17          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[2]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.236     1.094    
    SLICE_X0Y17          FDCE (Remov_fdce_C_CLR)     -0.154     0.940    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  1.504    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_final_clk_wiz_1_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.387ns  (logic 1.494ns (23.387%)  route 4.893ns (76.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.893     6.387    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X41Y13         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.442    -2.939    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y13         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.440ns (23.012%)  route 4.819ns (76.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          4.819     6.136    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     6.260 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     6.260    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X54Y5          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.452    -2.929    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y5          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.705ns  (logic 1.438ns (38.813%)  route 2.267ns (61.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.267     3.705    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y17         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.437    -2.944    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y17         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.206ns (16.850%)  route 1.018ns (83.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.018     1.224    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y17         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.824    -1.279    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y17         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.350ns  (logic 0.261ns (11.119%)  route 2.089ns (88.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.350    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X41Y13         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.828    -1.275    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y13         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.494ns  (logic 0.439ns (17.586%)  route 2.055ns (82.414%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.055     2.449    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.494    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X54Y5          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.837    -1.266    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y5          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_final_clk_wiz_1_0
  To Clock:  clk_out1_mb_final_clk_wiz_1_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.831    -1.272    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.612    -0.660 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000    -0.660    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.273ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.830    -1.273    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y15         RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.612    -0.661 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000    -0.661    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X10Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.595ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.831    -1.272    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.595    -0.677 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -0.677    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.595ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.273ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.830    -1.273    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y15         RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.595    -0.678 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -0.678    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X10Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.231ns (46.915%)  route 0.261ns (53.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.837    -1.266    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.175    -1.091 r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.261    -0.830    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.056    -0.774 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.774    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X57Y4          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.568    -0.840    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y4          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.491ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.831    -1.272    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.491    -0.781 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000    -0.781    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.491ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.273ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.830    -1.273    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y15         RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.491    -0.782 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000    -0.782    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X10Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.831    -1.272    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.485    -0.787 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000    -0.787    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.831    -1.272    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X30Y8          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.485    -0.787 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000    -0.787    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X30Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -1.273ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.830    -1.273    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y15         RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.485    -0.788 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000    -0.788    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X10Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.562    -0.846    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.511ns  (logic 0.367ns (71.807%)  route 0.144ns (28.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.445    -2.936    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X32Y5          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.144    -2.425    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X33Y5          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.565    -2.404    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X33Y5          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.518ns  (logic 0.367ns (70.870%)  route 0.151ns (29.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.445    -2.936    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X37Y6          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.151    -2.418    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X36Y6          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.565    -2.404    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X36Y6          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.577%)  route 0.293ns (44.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.445    -2.936    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X39Y6          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.293    -2.276    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X37Y6          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.565    -2.404    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X37Y6          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.826ns  (logic 0.367ns (44.446%)  route 0.459ns (55.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.444    -2.937    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X35Y5          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.367    -2.570 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.459    -2.111    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X32Y5          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.565    -2.404    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X32Y5          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.467ns (45.411%)  route 0.561ns (54.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.398ns
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.453    -2.928    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.367    -2.561 r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.561    -2.000    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.100    -1.900 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.900    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X57Y4          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    -2.398    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y4          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.056ns  (logic 1.056ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.443    -2.938    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -1.882 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -1.882    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.563    -2.406    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.056ns  (logic 1.056ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.445    -2.936    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y15         RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -1.880 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -1.880    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X10Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.562    -2.407    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 1.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.443    -2.938    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -1.879 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000    -1.879    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.563    -2.406    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y9          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 1.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.444    -2.937    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X30Y8          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -1.878 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000    -1.878    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X30Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.564    -2.405    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X30Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 1.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.408ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.444    -2.937    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X10Y16         RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -1.878 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000    -1.878    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X10Y16         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.561    -2.408    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y16         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mb_final_clk_wiz_1_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 3.257ns (60.908%)  route 2.090ns (39.092%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -6.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.635     3.337    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X60Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.954 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.647     5.600    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.460 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.460    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.574 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.574    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.867 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.798     7.665    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.373     8.038 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.646     8.684    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X65Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.517    -2.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X65Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.208ns  (logic 3.257ns (62.535%)  route 1.951ns (37.465%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -6.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.635     3.337    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X60Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.954 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.647     5.600    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.460 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.460    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.574 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.574    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.867 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.798     7.665    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.373     8.038 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.507     8.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X64Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.517    -2.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X64Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 3.381ns (65.704%)  route 1.765ns (34.296%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -6.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.635     3.337    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X60Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.954 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.647     5.600    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.460 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.460    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.574 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.574    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.867 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.798     7.665    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.373     8.038 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.320     8.358    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.482 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.482    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X65Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.518    -2.863    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X65Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 2.884ns (81.685%)  route 0.647ns (18.315%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.635     3.337    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X60Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.954 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.647     5.600    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.460 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.460    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.574 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.574    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.867 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.867    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X61Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.515    -2.866    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.843ns  (logic 0.744ns (26.171%)  route 2.099ns (73.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.267    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     3.686 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.229     4.914    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X51Y9          LUT5 (Prop_lut5_I1_O)        0.325     5.239 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.870     6.109    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Y[0]
    SLICE_X52Y17         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.444    -2.937    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Clk
    SLICE_X52Y17         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.787ns  (logic 0.743ns (26.658%)  route 2.044ns (73.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.267    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     3.686 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/Q
                         net (fo=2, routed)           1.170     4.856    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X51Y9          LUT5 (Prop_lut5_I1_O)        0.324     5.180 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.874     6.054    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Y[0]
    SLICE_X52Y17         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.444    -2.937    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Clk
    SLICE_X52Y17         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.782ns  (logic 0.748ns (26.888%)  route 2.034ns (73.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.267    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.419     3.686 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           1.178     4.863    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y14         LUT5 (Prop_lut5_I1_O)        0.329     5.192 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.856     6.049    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Y[0]
    SLICE_X46Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.446    -2.935    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Clk
    SLICE_X46Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.648ns  (logic 0.744ns (28.098%)  route 1.904ns (71.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.267    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.419     3.686 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           1.430     5.116    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X44Y10         LUT5 (Prop_lut5_I1_O)        0.325     5.441 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.473     5.914    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Y[0]
    SLICE_X46Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.446    -2.935    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Clk
    SLICE_X46Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.580ns  (logic 0.610ns (23.644%)  route 1.970ns (76.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.267    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456     3.723 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           1.453     5.176    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X51Y16         LUT5 (Prop_lut5_I1_O)        0.154     5.330 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.517     5.847    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X52Y16         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.445    -2.936    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X52Y16         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.597%)  route 1.878ns (76.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.262    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y15         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     3.718 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.759     4.477    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X45Y15         LUT6 (Prop_lut6_I3_O)        0.124     4.601 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           1.118     5.720    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Y[0]
    SLICE_X52Y7          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.451    -2.930    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Clk
    SLICE_X52Y7          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.724%)  route 0.152ns (54.276%))
  Logic Levels:           0  
  Clock Path Skew:        -2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDRE (Prop_fdre_C_Q)         0.128     1.333 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.152     1.485    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X65Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.866    -1.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X65Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        -2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X65Y5          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.141     1.346 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.173     1.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X64Y5          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.866    -1.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        -2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.203    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.141     1.344 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.220     1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X59Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.863    -1.240    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.542%)  route 0.309ns (62.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.172    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141     1.313 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.209     1.522    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X44Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.567 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.100     1.667    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Y[0]
    SLICE_X46Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.833    -1.270    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Clk
    SLICE_X46Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.633%)  route 0.351ns (65.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.170    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y14         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.195     1.506    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X45Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.551 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.156     1.707    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Y[0]
    SLICE_X46Y13         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.829    -1.274    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Clk
    SLICE_X46Y13         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.550%)  route 0.368ns (66.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.172    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141     1.313 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.253     1.566    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X44Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.611 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.115     1.726    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Y[0]
    SLICE_X42Y10         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.831    -1.272    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Clk
    SLICE_X42Y10         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.184ns (32.702%)  route 0.379ns (67.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.170    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           0.220     1.531    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X45Y13         LUT5 (Prop_lut5_I1_O)        0.043     1.574 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.159     1.732    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Y[0]
    SLICE_X46Y13         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.829    -1.274    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Clk
    SLICE_X46Y13         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.540%)  route 0.404ns (68.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.175    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     1.316 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.249     1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.610 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.154     1.765    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Y[0]
    SLICE_X52Y7          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.836    -1.267    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Clk
    SLICE_X52Y7          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.197%)  route 0.410ns (68.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.173    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.314 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.254     1.568    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X45Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.613 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.156     1.769    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Y[0]
    SLICE_X46Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.833    -1.270    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Clk
    SLICE_X46Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.031%)  route 0.413ns (68.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.175    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     1.316 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.252     1.568    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.613 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.161     1.774    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Y[0]
    SLICE_X52Y7          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.836    -1.267    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Clk
    SLICE_X52Y7          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mb_final_clk_wiz_1_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.793ns  (logic 0.642ns (35.805%)  route 1.151ns (64.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.638     3.406    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.518     3.924 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           1.151     5.075    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.124     5.199 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     5.199    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X54Y5          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.452    -2.929    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y5          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.878ns (47.786%)  route 2.052ns (52.214%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -6.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     3.856 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.608     4.464    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.044 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.044    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.158    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.451 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.798     6.249    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.373     6.622 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.646     7.268    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X65Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.517    -2.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X65Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.791ns  (logic 1.878ns (49.540%)  route 1.913ns (50.460%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -6.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     3.856 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.608     4.464    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.044 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.044    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.158    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.451 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.798     6.249    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.373     6.622 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.507     7.129    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X64Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.517    -2.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X64Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.728ns  (logic 2.002ns (53.696%)  route 1.726ns (46.304%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -6.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     3.856 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.608     4.464    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.044 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.044    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.158    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.451 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.798     6.249    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.373     6.622 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.320     6.943    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.067 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.067    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X65Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.518    -2.863    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X65Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.654ns  (logic 0.890ns (33.529%)  route 1.764ns (66.471%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     3.856 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           1.004     4.860    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.984 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.158     5.142    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124     5.266 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.602     5.869    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X65Y11         LUT3 (Prop_lut3_I2_O)        0.124     5.993 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     5.993    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X65Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.516    -2.865    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X65Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.281ns  (logic 0.642ns (28.148%)  route 1.639ns (71.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     3.856 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.107     4.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X60Y9          LUT5 (Prop_lut5_I2_O)        0.124     5.087 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.532     5.619    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X64Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.517    -2.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X64Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.128ns  (logic 0.638ns (29.983%)  route 1.490ns (70.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     3.856 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.966     4.822    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X63Y9          LUT4 (Prop_lut4_I2_O)        0.120     4.942 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.524     5.466    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X65Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.518    -2.863    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X65Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.113ns  (logic 1.505ns (71.218%)  route 0.608ns (28.782%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -6.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     3.856 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.608     4.464    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.044 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.044    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.158    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.451 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.451    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X61Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.515    -2.866    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.096ns  (logic 0.642ns (30.630%)  route 1.454ns (69.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     3.856 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.966     4.822    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X63Y9          LUT5 (Prop_lut5_I2_O)        0.124     4.946 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.488     5.434    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X65Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.517    -2.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X65Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.598ns  (logic 0.642ns (40.170%)  route 0.956ns (59.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     3.856 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.956     4.812    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124     4.936 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.936    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X59Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.516    -2.865    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.209ns (29.602%)  route 0.497ns (70.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.260    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     1.424 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.497     1.922    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.967 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.967    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X54Y5          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.837    -1.266    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y5          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.230    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.164     1.394 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.105     1.500    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X55Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.836    -1.267    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X55Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        -2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.231    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDCE (Prop_fdce_C_Q)         0.164     1.395 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.110     1.506    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X50Y4          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.837    -1.266    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X50Y4          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.389%)  route 0.170ns (54.611%))
  Logic Levels:           0  
  Clock Path Skew:        -2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.232    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.373 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.170     1.543    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X55Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.836    -1.267    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X55Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.135%)  route 0.165ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        -2.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.258    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDCE (Prop_fdce_C_Q)         0.141     1.399 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.165     1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X59Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.863    -1.240    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X59Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.378%)  route 0.177ns (55.622%))
  Logic Levels:           0  
  Clock Path Skew:        -2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.258    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X61Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.141     1.399 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.177     1.576    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X64Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.865    -1.238    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X64Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.294%)  route 0.209ns (59.706%))
  Logic Levels:           0  
  Clock Path Skew:        -2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.231    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.141     1.372 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.209     1.581    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X52Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.837    -1.266    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X52Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.250%)  route 0.248ns (63.750%))
  Logic Levels:           0  
  Clock Path Skew:        -2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.258    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X61Y7          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.141     1.399 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.248     1.647    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X65Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.864    -1.239    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X65Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.603%)  route 0.251ns (57.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.259    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y5          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.141     1.400 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.251     1.651    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X57Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.696 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.696    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X57Y4          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.837    -1.266    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y4          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.027%)  route 0.316ns (62.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.230    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     1.371 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.316     1.688    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X59Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.733 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.733    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X59Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.863    -1.240    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.938ns  (logic 0.248ns (5.023%)  route 4.690ns (94.977%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.308     3.308    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.124     3.432 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.850     4.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124     4.406 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.532     4.938    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X59Y5          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     2.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y5          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 0.274ns (5.852%)  route 4.408ns (94.148%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.308     3.308    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.124     3.432 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.101     4.532    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y7          LUT5 (Prop_lut5_I3_O)        0.150     4.682 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.682    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     2.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.248ns (5.326%)  route 4.408ns (94.674%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.308     3.308    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.124     3.432 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.101     4.532    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124     4.656 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.656    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     2.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 0.248ns (5.547%)  route 4.223ns (94.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.308     3.308    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.124     3.432 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.916     4.347    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.471 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     4.471    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     2.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 0.274ns (6.190%)  route 4.153ns (93.811%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.308     3.308    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.124     3.432 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.845     4.277    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X60Y6          LUT4 (Prop_lut4_I2_O)        0.150     4.427 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000     4.427    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X60Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     2.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 0.248ns (5.635%)  route 4.153ns (94.365%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.308     3.308    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.124     3.432 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.845     4.277    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124     4.401 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.401    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X60Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     2.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 0.568ns (13.015%)  route 3.796ns (86.985%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.956     2.956    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.124     3.080 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.542     3.622    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X65Y4          LUT4 (Prop_lut4_I0_O)        0.118     3.740 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.298     4.038    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X62Y4          LUT6 (Prop_lut6_I4_O)        0.326     4.364 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.364    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X62Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     2.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.118ns  (logic 0.482ns (11.706%)  route 3.636ns (88.294%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.810     2.810    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X62Y4          LUT2 (Prop_lut2_I1_O)        0.150     2.960 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.826     3.786    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.332     4.118 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     4.118    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     2.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 0.248ns (6.129%)  route 3.798ns (93.871%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.308     3.308    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.124     3.432 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.491     3.922    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.046 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.046    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X62Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     2.988    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.248ns (6.134%)  route 3.795ns (93.866%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.308     3.308    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X61Y4          LUT6 (Prop_lut6_I5_O)        0.124     3.432 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.488     3.919    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y6          LUT6 (Prop_lut6_I4_O)        0.124     4.043 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.043    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X62Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     2.988    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y6          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.045ns (7.098%)  route 0.589ns (92.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.402     0.402    mb_block_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X45Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.447 r  mb_block_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           0.187     0.634    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDI
    SLICE_X45Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.538    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.000ns (0.000%)  route 0.730ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.730     0.730    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.000ns (0.000%)  route 0.730ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.730     0.730    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.000ns (0.000%)  route 0.730ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.730     0.730    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.000ns (0.000%)  route 0.730ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.730     0.730    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.000ns (0.000%)  route 0.730ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.730     0.730    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.000ns (0.000%)  route 0.730ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.730     0.730    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.000ns (0.000%)  route 0.730ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.730     0.730    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.000ns (0.000%)  route 0.730ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.730     0.730    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.045ns (5.258%)  route 0.811ns (94.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.402     0.402    mb_block_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X45Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.447 r  mb_block_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           0.409     0.856    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDI
    SLICE_X49Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.544    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_final_clk_wiz_1_0
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.633ns (48.743%)  route 1.717ns (51.257%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        5.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.564    -2.405    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X53Y15         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.986 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.717    -0.269    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[10]
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.297     0.028 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     0.028    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.560 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.560    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.674 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     0.674    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.945 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     0.945    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X58Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.513     2.982    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.160ns  (logic 0.456ns (14.430%)  route 2.704ns (85.570%))
  Logic Levels:           0  
  Clock Path Skew:        5.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.571    -2.398    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X57Y4          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=434, routed)         2.704     0.762    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X58Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.516     2.985    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.370ns  (logic 0.580ns (24.469%)  route 1.790ns (75.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.636    -2.333    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X65Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=63, routed)          1.790    -0.087    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_11
    SLICE_X65Y22         LUT5 (Prop_lut5_I2_O)        0.124     0.037 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.037    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X65Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505     2.974    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X65Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.175ns (26.118%)  route 0.495ns (73.882%))
  Logic Levels:           0  
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    -1.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.861    -1.242    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.175    -1.067 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.495    -0.572    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[15]
    SLICE_X59Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.203    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.160ns (23.868%)  route 0.510ns (76.132%))
  Logic Levels:           0  
  Clock Path Skew:        2.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.856    -1.247    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X65Y19         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.160    -1.087 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/Q
                         net (fo=3, routed)           0.510    -0.577    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X64Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.203    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X64Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.204ns (31.526%)  route 0.443ns (68.474%))
  Logic Levels:           0  
  Clock Path Skew:        2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    -1.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.861    -1.242    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.204    -1.038 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.443    -0.595    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X63Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.175ns (27.255%)  route 0.467ns (72.745%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    -1.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.836    -1.267    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X57Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.175    -1.092 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.467    -0.625    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[11]
    SLICE_X58Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.592     1.202    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.175ns (29.252%)  route 0.423ns (70.748%))
  Logic Levels:           0  
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    -1.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.864    -1.239    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.175    -1.064 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/Q
                         net (fo=2, routed)           0.423    -0.641    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X63Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.203    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.175ns (29.864%)  route 0.411ns (70.136%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    -1.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.835    -1.268    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.175    -1.093 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.411    -0.682    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[16]
    SLICE_X59Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.203    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.175ns (31.337%)  route 0.383ns (68.663%))
  Logic Levels:           0  
  Clock Path Skew:        2.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.862    -1.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X65Y12         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.175    -1.066 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.383    -0.682    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[12]
    SLICE_X63Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.203    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.367ns (74.302%)  route 0.127ns (25.698%))
  Logic Levels:           0  
  Clock Path Skew:        6.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    -2.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.514    -2.867    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.367    -2.500 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.127    -2.373    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[3]
    SLICE_X63Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.633     3.335    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.418ns (59.259%)  route 0.287ns (40.741%))
  Logic Levels:           0  
  Clock Path Skew:        6.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.450    -2.931    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.418    -2.513 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.287    -2.226    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[14]
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.569     3.271    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.738%)  route 0.280ns (43.262%))
  Logic Levels:           0  
  Clock Path Skew:        6.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.517    -2.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.367    -2.497 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.280    -2.217    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[9]
    SLICE_X63Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.636     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.367ns (56.043%)  route 0.288ns (43.957%))
  Logic Levels:           0  
  Clock Path Skew:        6.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    -2.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.514    -2.867    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.367    -2.500 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.288    -2.212    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[5]
    SLICE_X63Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.633     3.335    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.367ns (55.746%)  route 0.291ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        6.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.517    -2.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.367    -2.497 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=2, routed)           0.291    -2.206    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X63Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X63Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.633%)  route 0.293ns (44.367%))
  Logic Levels:           0  
  Clock Path Skew:        6.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    -2.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.516    -2.865    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.367    -2.498 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/Q
                         net (fo=2, routed)           0.293    -2.205    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[1]
    SLICE_X63Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.636     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.298%)  route 0.297ns (44.702%))
  Logic Levels:           0  
  Clock Path Skew:        6.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.337ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.517    -2.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.367    -2.497 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.297    -2.200    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[29]
    SLICE_X58Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.635     3.337    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.367ns (48.760%)  route 0.386ns (51.240%))
  Logic Levels:           0  
  Clock Path Skew:        6.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.450    -2.931    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.367    -2.564 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/Q
                         net (fo=1, routed)           0.386    -2.178    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[19]
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.569     3.271    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.689ns  (logic 0.418ns (60.667%)  route 0.271ns (39.333%))
  Logic Levels:           0  
  Clock Path Skew:        6.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    -2.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.514    -2.867    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.418    -2.449 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.271    -2.178    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[7]
    SLICE_X63Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.633     3.335    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.690ns  (logic 0.418ns (60.579%)  route 0.272ns (39.421%))
  Logic Levels:           0  
  Clock Path Skew:        6.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    -2.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.514    -2.867    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.418    -2.449 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.272    -2.177    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X63Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.633     3.335    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y13         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.902ns  (logic 1.796ns (22.729%)  route 6.106ns (77.271%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.120    23.582    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.154    23.736 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.843    24.579    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X61Y7          LUT5 (Prop_lut5_I4_O)        0.327    24.906 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.645    25.551    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.124    25.675 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.989    26.664    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X62Y4          LUT2 (Prop_lut2_I0_O)        0.152    26.816 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.826    27.642    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.332    27.974 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.974    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     2.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.737ns  (logic 1.796ns (23.214%)  route 5.941ns (76.786%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.120    23.582    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.154    23.736 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.843    24.579    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X61Y7          LUT5 (Prop_lut5_I4_O)        0.327    24.906 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.645    25.551    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.124    25.675 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.989    26.664    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X62Y4          LUT2 (Prop_lut2_I0_O)        0.152    26.816 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.660    27.477    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.332    27.809 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.809    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     2.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.724ns  (logic 1.436ns (21.357%)  route 5.288ns (78.643%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124    22.462 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.120    23.582    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.154    23.736 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.843    24.579    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X61Y7          LUT5 (Prop_lut5_I4_O)        0.327    24.906 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.645    25.551    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.124    25.675 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.996    26.671    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.124    26.795 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.795    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X62Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     2.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.063ns (19.945%)  route 4.267ns (80.055%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT3 (Prop_lut3_I2_O)        0.153    22.491 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.149    23.640    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.327    23.967 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.434    25.402    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X60Y15         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.512     2.981    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X60Y15         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 1.063ns (20.482%)  route 4.127ns (79.518%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT3 (Prop_lut3_I2_O)        0.153    22.491 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.149    23.640    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.327    23.967 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.294    25.262    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc__0
    SLICE_X60Y14         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.513     2.982    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X60Y14         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 1.063ns (21.101%)  route 3.975ns (78.899%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT3 (Prop_lut3_I2_O)        0.153    22.491 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.149    23.640    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.327    23.967 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.142    25.110    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X60Y12         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.514     2.983    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X60Y12         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.838ns  (logic 1.063ns (21.974%)  route 3.775ns (78.026%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT3 (Prop_lut3_I2_O)        0.153    22.491 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.149    23.640    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.327    23.967 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.942    24.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X60Y11         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.515     2.984    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X60Y11         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 1.063ns (22.628%)  route 3.635ns (77.372%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT3 (Prop_lut3_I2_O)        0.153    22.491 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.149    23.640    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.327    23.967 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.802    24.769    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X60Y10         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.516     2.985    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X60Y10         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 0.831ns (17.867%)  route 3.820ns (82.133%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.338    21.869    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y4          LUT2 (Prop_lut2_I0_O)        0.124    21.993 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=7, routed)           1.100    23.093    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_1
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.124    23.217 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.850    24.067    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    24.191 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.532    24.723    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X59Y5          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     2.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y5          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 1.063ns (23.425%)  route 3.475ns (76.575%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    3.405ns = ( 20.072 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.637    20.072    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X58Y4          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.459    20.531 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.044    21.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    21.698 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640    22.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT3 (Prop_lut3_I2_O)        0.153    22.491 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.149    23.640    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.327    23.967 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.642    24.610    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X60Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377     1.377    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.468 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.516     2.985    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X60Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.259    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDRE (Prop_fdre_C_Q)         0.164     1.423 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.093     1.517    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.045     1.562 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.562    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.573    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.071ns (4.380%)  route 1.550ns (95.620%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.679    18.012    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.045    18.057 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.231    18.288    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X59Y2          FDPE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.865     1.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y2          FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.191ns (44.795%)  route 0.235ns (55.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.235    18.307    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X59Y2          LUT5 (Prop_lut5_I3_O)        0.045    18.352 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.352    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X59Y2          FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.865     1.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y2          FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.191ns (39.633%)  route 0.291ns (60.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.122    18.194    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.045    18.239 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.169    18.408    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X63Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.575    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.191ns (39.633%)  route 0.291ns (60.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.122    18.194    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.045    18.239 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.169    18.408    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X63Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.575    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.191ns (39.633%)  route 0.291ns (60.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.122    18.194    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.045    18.239 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.169    18.408    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X63Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.575    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.191ns (39.633%)  route 0.291ns (60.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.259ns = ( 17.926 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.926    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.146    18.072 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.122    18.194    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.045    18.239 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.169    18.408    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X63Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.575    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.236ns (44.411%)  route 0.295ns (55.588%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.260ns = ( 17.927 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.595    17.927    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.146    18.073 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.159    18.232    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X61Y3          LUT6 (Prop_lut6_I1_O)        0.045    18.277 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2/O
                         net (fo=4, routed)           0.137    18.413    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun137_out
    SLICE_X62Y3          LUT6 (Prop_lut6_I2_O)        0.045    18.458 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    18.458    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.575    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.236ns (42.174%)  route 0.324ns (57.825%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.260ns = ( 17.927 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.595    17.927    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.146    18.073 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.156    18.229    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.045    18.274 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           0.168    18.442    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X62Y4          LUT6 (Prop_lut6_I3_O)        0.045    18.487 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    18.487    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X62Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.575    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y4          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.236ns (40.313%)  route 0.349ns (59.686%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.260ns = ( 17.927 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640    17.306    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.332 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.595    17.927    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.146    18.073 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.245    18.318    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X59Y4          LUT6 (Prop_lut6_I1_O)        0.045    18.363 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.105    18.467    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.045    18.512 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample[15]_i_1/O
                         net (fo=1, routed)           0.000    18.512    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_28
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.680     0.680    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.709 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.573    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.157ns  (logic 0.157ns (3.777%)  route 4.000ns (96.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.179     3.179    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X60Y4          LUT1 (Prop_lut1_I0_O)        0.157     3.336 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.821     4.157    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y5          FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    18.103    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.194 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.713    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.157ns  (logic 0.157ns (3.777%)  route 4.000ns (96.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.179     3.179    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X60Y4          LUT1 (Prop_lut1_I0_O)        0.157     3.336 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.821     4.157    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y5          FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    18.103    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.194 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.713    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.157ns  (logic 0.157ns (3.777%)  route 4.000ns (96.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.179     3.179    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X60Y4          LUT1 (Prop_lut1_I0_O)        0.157     3.336 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.821     4.157    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y5          FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    18.103    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.194 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.713    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.157ns  (logic 0.157ns (3.777%)  route 4.000ns (96.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.179     3.179    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X60Y4          LUT1 (Prop_lut1_I0_O)        0.157     3.336 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.821     4.157    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y5          FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    18.103    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.194 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.713    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 0.157ns (4.080%)  route 3.691ns (95.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.179     3.179    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X60Y4          LUT1 (Prop_lut1_I0_O)        0.157     3.336 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.512     3.848    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X62Y5          FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519     3.047    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 0.157ns (4.080%)  route 3.691ns (95.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.179     3.179    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X60Y4          LUT1 (Prop_lut1_I0_O)        0.157     3.336 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.512     3.848    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X62Y5          FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519     3.047    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 0.157ns (4.080%)  route 3.691ns (95.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.179     3.179    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X60Y4          LUT1 (Prop_lut1_I0_O)        0.157     3.336 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.512     3.848    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X62Y5          FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519     3.047    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 0.157ns (4.080%)  route 3.691ns (95.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.179     3.179    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X60Y4          LUT1 (Prop_lut1_I0_O)        0.157     3.336 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.512     3.848    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X62Y5          FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519     3.047    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.336ns  (logic 0.124ns (3.717%)  route 3.212ns (96.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.473     2.473    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.124     2.597 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.739     3.336    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    18.103    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.194 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.713    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 0.124ns (3.941%)  route 3.022ns (96.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.473     2.473    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.124     2.597 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.550     3.146    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437    18.103    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.194 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.713    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.045ns (3.680%)  route 1.178ns (96.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.048     1.048    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.130     1.223    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865    18.299    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.045ns (3.680%)  route 1.178ns (96.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.048     1.048    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.130     1.223    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865    18.299    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.045ns (3.680%)  route 1.178ns (96.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.048     1.048    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.130     1.223    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865    18.299    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y2          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.045ns (3.574%)  route 1.214ns (96.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.048     1.048    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.166     1.259    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.633    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.045ns (3.574%)  route 1.214ns (96.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.048     1.048    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.166     1.259    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.633    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.045ns (3.574%)  route 1.214ns (96.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.048     1.048    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.166     1.259    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.633    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.045ns (3.574%)  route 1.214ns (96.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.048     1.048    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.166     1.259    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.633    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.045ns (3.444%)  route 1.261ns (96.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.048     1.048    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.214     1.306    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.298    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.045ns (3.444%)  route 1.261ns (96.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.048     1.048    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.214     1.306    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.298    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.045ns (3.444%)  route 1.261ns (96.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.048     1.048    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.093 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.214     1.306    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739    17.405    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.434 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.298    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_final_clk_wiz_1_0
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.600ns  (logic 0.608ns (23.385%)  route 1.992ns (76.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.635    -2.334    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           1.150    -0.728    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.152    -0.576 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.842     0.266    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X58Y8          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.045    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.263ns  (logic 0.580ns (25.628%)  route 1.683ns (74.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.635    -2.334    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X65Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.959    -0.919    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X65Y10         LUT2 (Prop_lut2_I1_O)        0.124    -0.795 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.724    -0.071    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X61Y7          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.045    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X61Y7          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.175ns (28.145%)  route 0.447ns (71.855%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    -1.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.865    -1.238    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.175    -1.063 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.447    -0.616    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X57Y8          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.232    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.204ns (41.331%)  route 0.290ns (58.669%))
  Logic Levels:           0  
  Clock Path Skew:        2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    -1.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.865    -1.238    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.204    -1.034 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.290    -0.744    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X61Y8          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.258    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X61Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.204ns (42.916%)  route 0.271ns (57.084%))
  Logic Levels:           0  
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.837    -1.266    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y5          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.204    -1.062 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.271    -0.791    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X51Y5          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.231    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.204ns (42.916%)  route 0.271ns (57.084%))
  Logic Levels:           0  
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.837    -1.266    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y5          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.204    -1.062 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.271    -0.791    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X50Y5          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.666 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.231    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.032ns  (logic 0.418ns (40.490%)  route 0.614ns (59.510%))
  Logic Levels:           0  
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    -2.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.452    -2.929    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y5          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.418    -2.511 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.614    -1.897    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X51Y5          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571     3.339    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.032ns  (logic 0.418ns (40.490%)  route 0.614ns (59.510%))
  Logic Levels:           0  
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    -2.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.452    -2.929    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y5          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.418    -2.511 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.614    -1.897    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X50Y5          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.571     3.339    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.010ns  (logic 0.418ns (41.404%)  route 0.592ns (58.596%))
  Logic Levels:           0  
  Clock Path Skew:        6.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.518    -2.863    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y8          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.418    -2.445 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.592    -1.854    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X61Y8          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.636     3.404    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X61Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.155ns  (logic 0.367ns (31.781%)  route 0.788ns (68.219%))
  Logic Levels:           0  
  Clock Path Skew:        6.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.517    -2.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y9          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.367    -2.497 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.788    -1.709    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X57Y8          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.570     3.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.438ns  (logic 0.467ns (32.468%)  route 0.971ns (67.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.517    -2.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X65Y10         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.367    -2.497 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.365    -2.132    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X65Y10         LUT2 (Prop_lut2_I0_O)        0.100    -2.032 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.606    -1.426    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X61Y7          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.636     3.404    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X61Y7          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.731ns  (logic 0.488ns (28.195%)  route 1.243ns (71.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -2.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.516    -2.865    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y11         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.367    -2.498 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.535    -1.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X63Y11         LUT2 (Prop_lut2_I1_O)        0.121    -1.842 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.708    -1.134    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X58Y8          FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.636     3.404    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 0.828ns (20.761%)  route 3.160ns (79.239%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.456     3.795 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.857     4.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.776 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     5.540 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.263    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.387 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.940     7.327    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X50Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452     2.980    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.986ns  (logic 0.854ns (21.425%)  route 3.132ns (78.575%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.456     3.795 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.857     4.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.776 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     5.540 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.263    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150     6.413 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.912     7.325    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.979    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.986ns  (logic 0.854ns (21.425%)  route 3.132ns (78.575%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.456     3.795 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.857     4.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.776 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     5.540 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.263    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150     6.413 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.912     7.325    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.979    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.986ns  (logic 0.854ns (21.425%)  route 3.132ns (78.575%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.456     3.795 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.857     4.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.776 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     5.540 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.263    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150     6.413 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.912     7.325    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.979    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.986ns  (logic 0.854ns (21.425%)  route 3.132ns (78.575%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.456     3.795 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.857     4.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.776 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     5.540 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.263    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150     6.413 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.912     7.325    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X55Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.979    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.986ns  (logic 0.854ns (21.425%)  route 3.132ns (78.575%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.456     3.795 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.857     4.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.776 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     5.540 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.263    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150     6.413 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.912     7.325    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.979    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.855ns  (logic 0.854ns (22.154%)  route 3.001ns (77.846%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.456     3.795 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.857     4.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.776 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     5.540 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.263    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150     6.413 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.781     7.193    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X61Y7          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.045    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X61Y7          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 0.854ns (22.362%)  route 2.965ns (77.638%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.456     3.795 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.857     4.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.776 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     5.540 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.263    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150     6.413 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.745     7.158    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X57Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452     2.980    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.799ns  (logic 0.828ns (21.795%)  route 2.971ns (78.205%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.456     3.795 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.857     4.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.776 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     5.540 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.263    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.387 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.751     7.138    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X51Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.452     2.980    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y5          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 0.854ns (22.988%)  route 2.861ns (77.012%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.605     1.605    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.701 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.339    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y3          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.456     3.795 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.857     4.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.124     4.776 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.640     5.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     5.540 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.263    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.150     6.413 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.641     7.054    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X61Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.528 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.045    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X61Y8          FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.141ns (63.041%)  route 0.083ns (36.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDRE (Prop_fdre_C_Q)         0.141     1.346 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.083     1.428    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.632    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDRE (Prop_fdre_C_Q)         0.141     1.346 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.129     1.475    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.632    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.608%)  route 0.212ns (62.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.175    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.128     1.303 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.212     1.515    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.603    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.346 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.176     1.522    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.633    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X62Y5          FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.170%)  route 0.191ns (59.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDRE (Prop_fdre_C_Q)         0.128     1.333 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.191     1.523    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.632    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.874%)  route 0.201ns (61.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDRE (Prop_fdre_C_Q)         0.128     1.333 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.201     1.534    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.632    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.890%)  route 0.196ns (58.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDRE (Prop_fdre_C_Q)         0.141     1.346 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.196     1.541    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.632    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.647%)  route 0.206ns (59.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.595     1.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDRE (Prop_fdre_C_Q)         0.141     1.346 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.206     1.552    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.632    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y1          FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.262%)  route 0.237ns (62.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.175    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141     1.316 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.237     1.553    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.603    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.184%)  route 0.258ns (66.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.584     0.584    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.610 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.175    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.128     1.303 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.258     1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X55Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.768 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.603    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y7          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.263ns  (logic 4.346ns (42.346%)  route 5.917ns (57.654%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.426     3.743    HexA/reset_rtl_0_IBUF
    SLICE_X63Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.867 r  HexA/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.491     7.358    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    10.263 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.263    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.944ns  (logic 4.358ns (43.821%)  route 5.587ns (56.179%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.238     3.554    HexA/reset_rtl_0_IBUF
    SLICE_X62Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.678 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.349     7.027    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917     9.944 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.944    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.886ns  (logic 4.348ns (43.986%)  route 5.537ns (56.014%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.786     3.103    HexA/reset_rtl_0_IBUF
    SLICE_X63Y40         LUT5 (Prop_lut5_I2_O)        0.124     3.227 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.751     6.978    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908     9.886 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.886    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.847ns  (logic 4.356ns (44.239%)  route 5.491ns (55.761%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.998     3.315    HexA/reset_rtl_0_IBUF
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.124     3.439 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.493     6.931    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916     9.847 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.847    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.789ns  (logic 4.350ns (44.433%)  route 5.439ns (55.567%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.957     3.273    HexA/reset_rtl_0_IBUF
    SLICE_X63Y39         LUT5 (Prop_lut5_I2_O)        0.124     3.397 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.482     6.880    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909     9.789 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.789    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.639ns  (logic 4.359ns (45.222%)  route 5.280ns (54.778%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.428     3.745    HexA/reset_rtl_0_IBUF
    SLICE_X60Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.869 r  HexA/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.852     6.721    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918     9.639 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.639    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.270ns  (logic 4.345ns (46.871%)  route 4.925ns (53.129%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.802     3.119    HexA/reset_rtl_0_IBUF
    SLICE_X64Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.243 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.123     6.366    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905     9.270 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.270    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.212ns  (logic 4.355ns (47.276%)  route 4.857ns (52.724%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.566     2.883    HexA/reset_rtl_0_IBUF
    SLICE_X62Y40         LUT5 (Prop_lut5_I2_O)        0.124     3.007 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.290     6.297    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914     9.212 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.212    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.196ns  (logic 4.319ns (46.965%)  route 4.877ns (53.035%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.425     3.741    HexA/reset_rtl_0_IBUF
    SLICE_X62Y38         LUT5 (Prop_lut5_I2_O)        0.124     3.865 r  HexA/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.452     6.318    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878     9.196 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.196    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.173ns  (logic 4.355ns (47.478%)  route 4.818ns (52.522%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.115     3.432    HexA/reset_rtl_0_IBUF
    SLICE_X64Y38         LUT5 (Prop_lut5_I2_O)        0.124     3.556 r  HexA/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.702     6.258    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915     9.173 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.173    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/Q
                         net (fo=10, routed)          0.131     0.272    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.317 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.317    mb_block_i/hdmi_text_controller_0/inst/counter_inst/p_0_in[6]
    SLICE_X5Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/Q
                         net (fo=10, routed)          0.132     0.273    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    mb_block_i/hdmi_text_controller_0/inst/counter_inst/p_0_in[5]
    SLICE_X5Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.827%)  route 0.211ns (53.173%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[6]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[6]/Q
                         net (fo=7, routed)           0.211     0.352    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[6]
    SLICE_X5Y22          LUT3 (Prop_lut3_I1_O)        0.045     0.397 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[7]_i_2/O
                         net (fo=1, routed)           0.000     0.397    mb_block_i/hdmi_text_controller_0/inst/counter_inst/p_0_in[7]
    SLICE_X5Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.183ns (45.624%)  route 0.218ns (54.376%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/Q
                         net (fo=10, routed)          0.218     0.359    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]
    SLICE_X4Y22          LUT5 (Prop_lut5_I3_O)        0.042     0.401 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.401    mb_block_i/hdmi_text_controller_0/inst/counter_inst/p_0_in[4]
    SLICE_X4Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.186ns (46.027%)  route 0.218ns (53.973%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/Q
                         net (fo=10, routed)          0.218     0.359    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]
    SLICE_X4Y22          LUT4 (Prop_lut4_I3_O)        0.045     0.404 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.404    mb_block_i/hdmi_text_controller_0/inst/counter_inst/p_0_in[3]
    SLICE_X4Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.184ns (41.538%)  route 0.259ns (58.462%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[1]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[1]/Q
                         net (fo=8, routed)           0.259     0.400    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.043     0.443 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.443    mb_block_i/hdmi_text_controller_0/inst/counter_inst/p_0_in[1]
    SLICE_X4Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.186ns (41.290%)  route 0.264ns (58.710%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[0]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[0]/Q
                         net (fo=9, routed)           0.264     0.405    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[0]
    SLICE_X4Y22          LUT1 (Prop_lut1_I0_O)        0.045     0.450 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.450    mb_block_i/hdmi_text_controller_0/inst/counter_inst/p_0_in[0]
    SLICE_X4Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.189ns (36.218%)  route 0.333ns (63.782%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[0]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[0]/Q
                         net (fo=9, routed)           0.169     0.310    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[0]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.048     0.358 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.164     0.522    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[2]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.186ns (35.604%)  route 0.336ns (64.396%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[7]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.222     0.363    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[7]
    SLICE_X6Y23          LUT6 (Prop_lut6_I1_O)        0.045     0.408 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[7]_i_1/O
                         net (fo=8, routed)           0.114     0.522    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[7]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.836%)  route 0.398ns (68.164%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[7]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.222     0.363    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[7]
    SLICE_X6Y23          LUT6 (Prop_lut6_I1_O)        0.045     0.408 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[7]_i_1/O
                         net (fo=8, routed)           0.176     0.584    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[7]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.797ns  (logic 3.674ns (34.024%)  route 7.124ns (65.976%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.445     3.885    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     4.403 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.568     6.971    HexA/HexB/p_0_in[1]
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.095 r  HexA/hex_segA_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.805     7.900    HexA/hex_segA_OBUF[3]_inst_i_4_n_0
    SLICE_X63Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.024 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.751    11.775    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    14.683 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.683    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.553ns  (logic 3.675ns (34.825%)  route 6.878ns (65.175%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.445     3.885    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     4.403 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.563     6.966    HexA/HexB/p_0_in[1]
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.090 r  HexA/hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.832     7.922    HexA/hex_segA_OBUF[2]_inst_i_4_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I3_O)        0.124     8.046 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.482    11.529    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    14.438 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.438    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.513ns  (logic 3.682ns (35.021%)  route 6.831ns (64.979%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.445     3.885    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     4.403 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.525     6.928    HexA/HexB/p_0_in[1]
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.052 r  HexA/hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.814     7.866    HexA/hex_segA_OBUF[4]_inst_i_4_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I3_O)        0.124     7.990 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.493    11.482    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    14.398 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.398    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.250ns  (logic 3.672ns (35.821%)  route 6.578ns (64.179%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.445     3.885    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     4.403 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.284     6.688    HexA/HexB/p_0_in[1]
    SLICE_X61Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.812 r  HexA/hex_segB_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.803     7.615    HexA/hex_segB_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.739 r  HexA/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.491    11.229    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    14.135 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.135    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.191ns  (logic 3.666ns (35.968%)  route 6.526ns (64.032%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.445     3.885    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     4.403 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.777     7.180    HexA/HexB/p_0_in[1]
    SLICE_X62Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.304 r  HexA/hex_segA_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.799     8.103    HexA/hex_segA_OBUF[0]_inst_i_4_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.227 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.950    11.177    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    14.077 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.077    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.164ns  (logic 3.683ns (36.240%)  route 6.480ns (63.760%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.445     3.885    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     4.403 r  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.114     6.517    HexA/HexB/p_0_in[1]
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.641 r  HexA/hex_segA_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.018     7.659    HexA/hex_segA_OBUF[1]_inst_i_5_n_0
    SLICE_X62Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.783 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.349    11.132    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    14.049 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.049    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.129ns  (logic 3.680ns (36.334%)  route 6.449ns (63.666%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.445     3.885    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     4.403 f  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          2.474     6.877    HexA/HexB/p_0_in[0]
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.001 r  HexA/hex_segA_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.685     7.686    HexA/hex_segA_OBUF[6]_inst_i_5_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.810 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.290    11.100    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    14.015 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.015    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.102ns  (logic 3.671ns (36.337%)  route 6.431ns (63.663%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.445     3.885    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     4.403 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.655     7.058    HexA/HexB/p_0_in[1]
    SLICE_X63Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.182 r  HexA/hex_segA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.653     7.835    HexA/hex_segA_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.959 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.123    11.082    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    13.987 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.987    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.795ns  (logic 3.810ns (38.903%)  route 5.984ns (61.097%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.445     3.885    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     4.403 f  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          2.938     7.342    HexA/HexB/p_0_in[0]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.152     7.494 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.046    10.539    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.140    13.680 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.680    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.720ns  (logic 3.684ns (37.907%)  route 6.035ns (62.093%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.445     3.885    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     4.403 f  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          2.756     7.160    HexA/HexB/p_0_in[0]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.284 r  HexA/hex_segB_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.427     7.711    HexA/hex_segB_OBUF[0]_inst_i_5_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.835 r  HexA/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.852    10.687    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    13.605 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.605    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.397ns (52.201%)  route 1.279ns (47.799%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.118     1.327    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.491 f  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.501     1.991    HexA/HexB/p_0_in[0]
    SLICE_X61Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.036 r  HexA/hex_segB_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.119     2.155    HexA/hex_segB_OBUF[2]_inst_i_3_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.045     2.200 r  HexA/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.659     2.860    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     4.002 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.002    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.416ns (52.522%)  route 1.280ns (47.478%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.118     1.327    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.491 f  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.576     2.066    HexA/HexB/p_0_in[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.111 r  HexA/hex_segB_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.122     2.233    HexA/hex_segB_OBUF[3]_inst_i_5_n_0
    SLICE_X64Y37         LUT5 (Prop_lut5_I4_O)        0.045     2.278 r  HexA/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.582     2.860    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.162     4.022 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.022    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.418ns (51.856%)  route 1.316ns (48.144%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.090     1.298    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.462 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          0.464     1.927    HexA/HexB/p_0_in[1]
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.972 r  HexA/hex_segB_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.176     2.148    HexA/hex_segB_OBUF[1]_inst_i_4_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I3_O)        0.045     2.193 r  HexA/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.676     2.869    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     4.032 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.032    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.754ns  (logic 1.419ns (51.527%)  route 1.335ns (48.473%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.090     1.298    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.462 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          0.540     2.003    HexA/HexB/p_0_in[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I1_O)        0.045     2.048 r  HexA/hex_segB_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.126     2.174    HexA/hex_segB_OBUF[5]_inst_i_4_n_0
    SLICE_X64Y36         LUT5 (Prop_lut5_I3_O)        0.045     2.219 r  HexA/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.669     2.888    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     4.053 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.053    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.436ns (50.186%)  route 1.426ns (49.814%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.090     1.298    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          0.401     1.864    HexA/HexB/p_0_in[1]
    SLICE_X60Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  HexA/hex_segB_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.194     2.103    HexA/hex_segB_OBUF[0]_inst_i_2_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.148 r  HexA/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.830     2.978    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     4.161 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.161    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.948ns  (logic 1.433ns (48.592%)  route 1.516ns (51.408%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.118     1.327    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.491 f  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.531     2.021    HexA/HexB/p_0_in[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.066 r  HexA/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.206     2.272    HexA/hex_segB_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I1_O)        0.045     2.317 r  HexA/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.779     3.096    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.179     4.275 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.275    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.374ns (43.746%)  route 1.766ns (56.254%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.090     1.298    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.328     2.791    HexA/HexB/p_0_in[1]
    SLICE_X64Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.836 r  HexA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.438     3.274    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     4.438 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.438    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.128ns  (logic 1.424ns (45.509%)  route 1.705ns (54.491%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.118     1.327    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.491 r  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.532     2.022    HexA/HexB/p_0_in[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.067 r  HexA/hex_segB_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.052     2.119    HexA/hex_segB_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.164 r  HexA/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.121     3.285    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         1.170     4.455 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.455    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.208ns  (logic 1.444ns (45.015%)  route 1.764ns (54.985%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.090     1.298    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.462 r  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.328     2.791    HexA/HexB/p_0_in[1]
    SLICE_X64Y45         LUT3 (Prop_lut3_I1_O)        0.043     2.834 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.436     3.270    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.237     4.507 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.507    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.281ns  (logic 1.444ns (43.993%)  route 1.838ns (56.007%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.090     1.298    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.462 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.328     2.791    HexA/HexB/p_0_in[1]
    SLICE_X64Y45         LUT3 (Prop_lut3_I1_O)        0.043     2.834 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.509     3.343    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.237     4.580 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.580    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.856ns  (logic 7.322ns (32.036%)  route 15.534ns (67.964%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          2.424     4.535    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.323     4.858 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16/O
                         net (fo=4, routed)           0.862     5.720    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.354     6.074 f  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26/O
                         net (fo=22, routed)          1.344     7.418    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.332     7.750 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103/O
                         net (fo=1, routed)           0.566     8.316    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     8.723 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_67/O[1]
                         net (fo=3, routed)           0.842     9.565    mb_block_i/hdmi_text_controller_0/inst_n_61
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.303     9.868 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_117/O
                         net (fo=2, routed)           0.981    10.849    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_1
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.154    11.003 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71/O
                         net (fo=2, routed)           0.668    11.670    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.327    11.997 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75/O
                         net (fo=1, routed)           0.000    11.997    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.398 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.398    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.512    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.626    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_9/O[3]
                         net (fo=5, routed)           0.978    13.918    mb_block_i/hdmi_text_controller_0/inst_n_92
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.306    14.224 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11/O
                         net (fo=2, routed)           0.816    15.040    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I3_O)        0.124    15.164 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    15.164    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.565 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.565    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.787 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46/O[0]
                         net (fo=3, routed)           0.800    16.587    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46_n_7
    SLICE_X6Y66          LUT4 (Prop_lut4_I1_O)        0.299    16.886 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34/O
                         net (fo=1, routed)           0.000    16.886    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    17.116 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_25/O[1]
                         net (fo=1, routed)           0.731    17.847    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5_0[1]
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.306    18.153 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    18.153    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.400 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[0]
                         net (fo=17, routed)          1.917    20.317    mb_block_i/hdmi_text_controller_0/inst_n_108
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.299    20.616 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8/O
                         net (fo=4, routed)           0.702    21.318    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8_n_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.442 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15/O
                         net (fo=1, routed)           0.513    21.955    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.462 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.462    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.796 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_3/O[1]
                         net (fo=1, routed)           0.891    23.687    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[12][1]
    SLICE_X10Y66         LUT5 (Prop_lut5_I1_O)        0.303    23.990 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.498    24.488    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[9]
    SLICE_X11Y66         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.795ns  (logic 7.436ns (32.621%)  route 15.359ns (67.379%))
  Logic Levels:           25  (CARRY4=12 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          2.424     4.535    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.323     4.858 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16/O
                         net (fo=4, routed)           0.862     5.720    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.354     6.074 f  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26/O
                         net (fo=22, routed)          1.344     7.418    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.332     7.750 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103/O
                         net (fo=1, routed)           0.566     8.316    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     8.723 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_67/O[1]
                         net (fo=3, routed)           0.842     9.565    mb_block_i/hdmi_text_controller_0/inst_n_61
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.303     9.868 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_117/O
                         net (fo=2, routed)           0.981    10.849    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_1
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.154    11.003 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71/O
                         net (fo=2, routed)           0.668    11.670    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.327    11.997 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75/O
                         net (fo=1, routed)           0.000    11.997    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.398 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.398    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.512    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.626    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_9/O[3]
                         net (fo=5, routed)           0.978    13.918    mb_block_i/hdmi_text_controller_0/inst_n_92
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.306    14.224 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11/O
                         net (fo=2, routed)           0.816    15.040    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I3_O)        0.124    15.164 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    15.164    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.565 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.565    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.787 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46/O[0]
                         net (fo=3, routed)           0.800    16.587    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46_n_7
    SLICE_X6Y66          LUT4 (Prop_lut4_I1_O)        0.299    16.886 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34/O
                         net (fo=1, routed)           0.000    16.886    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    17.116 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_25/O[1]
                         net (fo=1, routed)           0.731    17.847    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5_0[1]
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.306    18.153 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    18.153    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.400 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[0]
                         net (fo=17, routed)          1.917    20.317    mb_block_i/hdmi_text_controller_0/inst_n_108
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.299    20.616 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8/O
                         net (fo=4, routed)           0.702    21.318    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8_n_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.442 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15/O
                         net (fo=1, routed)           0.513    21.955    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.462 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.462    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.576 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.576    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_3_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.910 f  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.603    23.513    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[14][1]
    SLICE_X12Y68         LUT2 (Prop_lut2_I1_O)        0.303    23.816 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[15]_i_1/O
                         net (fo=1, routed)           0.612    24.428    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[14]
    SLICE_X12Y68         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.718ns  (logic 7.320ns (32.222%)  route 15.398ns (67.778%))
  Logic Levels:           25  (CARRY4=12 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          2.424     4.535    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.323     4.858 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16/O
                         net (fo=4, routed)           0.862     5.720    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.354     6.074 f  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26/O
                         net (fo=22, routed)          1.344     7.418    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.332     7.750 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103/O
                         net (fo=1, routed)           0.566     8.316    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     8.723 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_67/O[1]
                         net (fo=3, routed)           0.842     9.565    mb_block_i/hdmi_text_controller_0/inst_n_61
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.303     9.868 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_117/O
                         net (fo=2, routed)           0.981    10.849    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_1
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.154    11.003 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71/O
                         net (fo=2, routed)           0.668    11.670    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.327    11.997 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75/O
                         net (fo=1, routed)           0.000    11.997    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.398 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.398    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.512    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.626    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_9/O[3]
                         net (fo=5, routed)           0.978    13.918    mb_block_i/hdmi_text_controller_0/inst_n_92
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.306    14.224 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11/O
                         net (fo=2, routed)           0.816    15.040    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I3_O)        0.124    15.164 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    15.164    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.565 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.565    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.787 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46/O[0]
                         net (fo=3, routed)           0.800    16.587    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46_n_7
    SLICE_X6Y66          LUT4 (Prop_lut4_I1_O)        0.299    16.886 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34/O
                         net (fo=1, routed)           0.000    16.886    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    17.116 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_25/O[1]
                         net (fo=1, routed)           0.731    17.847    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5_0[1]
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.306    18.153 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    18.153    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.400 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[0]
                         net (fo=17, routed)          1.917    20.317    mb_block_i/hdmi_text_controller_0/inst_n_108
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.299    20.616 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8/O
                         net (fo=4, routed)           0.702    21.318    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8_n_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.442 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15/O
                         net (fo=1, routed)           0.513    21.955    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.462 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.462    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.576 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.576    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_3_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.798 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.665    23.463    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[14][0]
    SLICE_X12Y68         LUT5 (Prop_lut5_I1_O)        0.299    23.762 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[13]_i_1/O
                         net (fo=1, routed)           0.588    24.350    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[12]
    SLICE_X12Y68         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.548ns  (logic 7.206ns (31.958%)  route 15.342ns (68.042%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          2.424     4.535    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.323     4.858 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16/O
                         net (fo=4, routed)           0.862     5.720    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.354     6.074 f  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26/O
                         net (fo=22, routed)          1.344     7.418    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.332     7.750 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103/O
                         net (fo=1, routed)           0.566     8.316    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     8.723 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_67/O[1]
                         net (fo=3, routed)           0.842     9.565    mb_block_i/hdmi_text_controller_0/inst_n_61
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.303     9.868 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_117/O
                         net (fo=2, routed)           0.981    10.849    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_1
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.154    11.003 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71/O
                         net (fo=2, routed)           0.668    11.670    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.327    11.997 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75/O
                         net (fo=1, routed)           0.000    11.997    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.398 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.398    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.512    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.626    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_9/O[3]
                         net (fo=5, routed)           0.978    13.918    mb_block_i/hdmi_text_controller_0/inst_n_92
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.306    14.224 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11/O
                         net (fo=2, routed)           0.816    15.040    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I3_O)        0.124    15.164 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    15.164    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.565 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.565    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.787 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46/O[0]
                         net (fo=3, routed)           0.800    16.587    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46_n_7
    SLICE_X6Y66          LUT4 (Prop_lut4_I1_O)        0.299    16.886 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34/O
                         net (fo=1, routed)           0.000    16.886    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    17.116 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_25/O[1]
                         net (fo=1, routed)           0.731    17.847    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5_0[1]
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.306    18.153 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    18.153    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.400 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[0]
                         net (fo=17, routed)          1.917    20.317    mb_block_i/hdmi_text_controller_0/inst_n_108
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.299    20.616 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8/O
                         net (fo=4, routed)           0.702    21.318    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8_n_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.442 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15/O
                         net (fo=1, routed)           0.513    21.955    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.462 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.462    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.684 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.698    23.382    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[12][0]
    SLICE_X10Y66         LUT5 (Prop_lut5_I1_O)        0.299    23.681 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.500    24.181    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[8]
    SLICE_X11Y66         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.512ns  (logic 7.226ns (32.098%)  route 15.286ns (67.902%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          2.424     4.535    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.323     4.858 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16/O
                         net (fo=4, routed)           0.862     5.720    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.354     6.074 f  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26/O
                         net (fo=22, routed)          1.344     7.418    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.332     7.750 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103/O
                         net (fo=1, routed)           0.566     8.316    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     8.723 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_67/O[1]
                         net (fo=3, routed)           0.842     9.565    mb_block_i/hdmi_text_controller_0/inst_n_61
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.303     9.868 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_117/O
                         net (fo=2, routed)           0.981    10.849    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_1
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.154    11.003 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71/O
                         net (fo=2, routed)           0.668    11.670    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.327    11.997 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75/O
                         net (fo=1, routed)           0.000    11.997    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.398 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.398    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.512    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.626    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_9/O[3]
                         net (fo=5, routed)           0.978    13.918    mb_block_i/hdmi_text_controller_0/inst_n_92
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.306    14.224 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11/O
                         net (fo=2, routed)           0.816    15.040    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I3_O)        0.124    15.164 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    15.164    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.565 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.565    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.787 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46/O[0]
                         net (fo=3, routed)           0.800    16.587    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46_n_7
    SLICE_X6Y66          LUT4 (Prop_lut4_I1_O)        0.299    16.886 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34/O
                         net (fo=1, routed)           0.000    16.886    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    17.116 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_25/O[1]
                         net (fo=1, routed)           0.731    17.847    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5_0[1]
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.306    18.153 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    18.153    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.400 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[0]
                         net (fo=17, routed)          1.917    20.317    mb_block_i/hdmi_text_controller_0/inst_n_108
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.299    20.616 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8/O
                         net (fo=4, routed)           0.702    21.318    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8_n_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.442 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15/O
                         net (fo=1, routed)           0.513    21.955    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.462 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.462    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.701 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.953    23.654    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[12][2]
    SLICE_X13Y68         LUT5 (Prop_lut5_I1_O)        0.302    23.956 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.189    24.145    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[10]
    SLICE_X12Y68         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.492ns  (logic 7.436ns (33.060%)  route 15.056ns (66.940%))
  Logic Levels:           25  (CARRY4=12 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          2.424     4.535    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.323     4.858 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16/O
                         net (fo=4, routed)           0.862     5.720    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.354     6.074 f  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26/O
                         net (fo=22, routed)          1.344     7.418    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.332     7.750 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103/O
                         net (fo=1, routed)           0.566     8.316    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     8.723 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_67/O[1]
                         net (fo=3, routed)           0.842     9.565    mb_block_i/hdmi_text_controller_0/inst_n_61
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.303     9.868 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_117/O
                         net (fo=2, routed)           0.981    10.849    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_1
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.154    11.003 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71/O
                         net (fo=2, routed)           0.668    11.670    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.327    11.997 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75/O
                         net (fo=1, routed)           0.000    11.997    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.398 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.398    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.512    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.626    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_9/O[3]
                         net (fo=5, routed)           0.978    13.918    mb_block_i/hdmi_text_controller_0/inst_n_92
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.306    14.224 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11/O
                         net (fo=2, routed)           0.816    15.040    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I3_O)        0.124    15.164 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    15.164    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.565 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.565    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.787 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46/O[0]
                         net (fo=3, routed)           0.800    16.587    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46_n_7
    SLICE_X6Y66          LUT4 (Prop_lut4_I1_O)        0.299    16.886 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34/O
                         net (fo=1, routed)           0.000    16.886    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    17.116 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_25/O[1]
                         net (fo=1, routed)           0.731    17.847    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5_0[1]
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.306    18.153 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    18.153    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.400 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[0]
                         net (fo=17, routed)          1.917    20.317    mb_block_i/hdmi_text_controller_0/inst_n_108
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.299    20.616 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8/O
                         net (fo=4, routed)           0.702    21.318    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8_n_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.442 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15/O
                         net (fo=1, routed)           0.513    21.955    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.462 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.462    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.576 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.576    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_3_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.910 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.316    23.226    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[14][1]
    SLICE_X12Y68         LUT5 (Prop_lut5_I4_O)        0.303    23.529 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[14]_i_1/O
                         net (fo=1, routed)           0.596    24.125    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[13]
    SLICE_X12Y68         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.285ns  (logic 7.387ns (33.148%)  route 14.898ns (66.852%))
  Logic Levels:           23  (CARRY4=10 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          2.424     4.535    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.323     4.858 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16/O
                         net (fo=4, routed)           0.862     5.720    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.354     6.074 f  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26/O
                         net (fo=22, routed)          1.344     7.418    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.332     7.750 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103/O
                         net (fo=1, routed)           0.566     8.316    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     8.723 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_67/O[1]
                         net (fo=3, routed)           0.842     9.565    mb_block_i/hdmi_text_controller_0/inst_n_61
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.303     9.868 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_117/O
                         net (fo=2, routed)           0.981    10.849    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_1
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.154    11.003 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71/O
                         net (fo=2, routed)           0.668    11.670    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.327    11.997 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75/O
                         net (fo=1, routed)           0.000    11.997    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.398 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.398    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.512    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.626    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_9/O[3]
                         net (fo=5, routed)           0.978    13.918    mb_block_i/hdmi_text_controller_0/inst_n_92
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.306    14.224 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11/O
                         net (fo=2, routed)           0.816    15.040    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I3_O)        0.124    15.164 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    15.164    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.565 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.565    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.787 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46/O[0]
                         net (fo=3, routed)           0.800    16.587    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46_n_7
    SLICE_X6Y66          LUT4 (Prop_lut4_I1_O)        0.299    16.886 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34/O
                         net (fo=1, routed)           0.000    16.886    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.464 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_25/O[2]
                         net (fo=1, routed)           0.588    18.052    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5_0[2]
    SLICE_X3Y66          LUT2 (Prop_lut2_I0_O)        0.301    18.353 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    18.353    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_13_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.580 f  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[1]
                         net (fo=17, routed)          1.160    19.740    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[8]_i_19[1]
    SLICE_X10Y65         LUT4 (Prop_lut4_I0_O)        0.303    20.043 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[1]_i_2/O
                         net (fo=18, routed)          1.106    21.149    mb_block_i/hdmi_text_controller_0/inst_n_109
    SLICE_X11Y64         LUT4 (Prop_lut4_I1_O)        0.124    21.273 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[4]_i_17/O
                         net (fo=1, routed)           0.000    21.273    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[4]_i_17_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.853 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[4]_i_4/O[2]
                         net (fo=1, routed)           0.961    22.814    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr01_in[1]
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.302    23.116 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.801    23.917    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[2]
    SLICE_X12Y66         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.269ns  (logic 7.017ns (31.511%)  route 15.252ns (68.489%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          2.424     4.535    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.323     4.858 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16/O
                         net (fo=4, routed)           0.862     5.720    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.354     6.074 f  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26/O
                         net (fo=22, routed)          1.344     7.418    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.332     7.750 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103/O
                         net (fo=1, routed)           0.566     8.316    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     8.723 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_67/O[1]
                         net (fo=3, routed)           0.842     9.565    mb_block_i/hdmi_text_controller_0/inst_n_61
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.303     9.868 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_117/O
                         net (fo=2, routed)           0.981    10.849    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_1
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.154    11.003 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71/O
                         net (fo=2, routed)           0.668    11.670    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.327    11.997 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75/O
                         net (fo=1, routed)           0.000    11.997    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.398 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.398    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.512    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.626    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_9/O[3]
                         net (fo=5, routed)           0.978    13.918    mb_block_i/hdmi_text_controller_0/inst_n_92
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.306    14.224 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11/O
                         net (fo=2, routed)           0.816    15.040    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I3_O)        0.124    15.164 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    15.164    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.565 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.565    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.787 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46/O[0]
                         net (fo=3, routed)           0.800    16.587    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46_n_7
    SLICE_X6Y66          LUT4 (Prop_lut4_I1_O)        0.299    16.886 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34/O
                         net (fo=1, routed)           0.000    16.886    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    17.116 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_25/O[1]
                         net (fo=1, routed)           0.731    17.847    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5_0[1]
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.306    18.153 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    18.153    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.400 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[0]
                         net (fo=17, routed)          1.917    20.317    mb_block_i/hdmi_text_controller_0/inst_n_108
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.299    20.616 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8/O
                         net (fo=4, routed)           0.702    21.318    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8_n_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.442 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15/O
                         net (fo=1, routed)           0.513    21.955    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    22.492 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.775    23.267    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[8][2]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.302    23.569 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[7]_i_1/O
                         net (fo=1, routed)           0.332    23.901    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[6]
    SLICE_X10Y65         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.266ns  (logic 7.080ns (31.797%)  route 15.186ns (68.203%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          2.424     4.535    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.323     4.858 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16/O
                         net (fo=4, routed)           0.862     5.720    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.354     6.074 f  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26/O
                         net (fo=22, routed)          1.344     7.418    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.332     7.750 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103/O
                         net (fo=1, routed)           0.566     8.316    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     8.723 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_67/O[1]
                         net (fo=3, routed)           0.842     9.565    mb_block_i/hdmi_text_controller_0/inst_n_61
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.303     9.868 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_117/O
                         net (fo=2, routed)           0.981    10.849    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_1
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.154    11.003 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71/O
                         net (fo=2, routed)           0.668    11.670    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.327    11.997 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75/O
                         net (fo=1, routed)           0.000    11.997    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.398 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.398    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.512    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.626    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_9/O[3]
                         net (fo=5, routed)           0.978    13.918    mb_block_i/hdmi_text_controller_0/inst_n_92
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.306    14.224 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11/O
                         net (fo=2, routed)           0.816    15.040    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I3_O)        0.124    15.164 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    15.164    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.565 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.565    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.787 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46/O[0]
                         net (fo=3, routed)           0.800    16.587    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46_n_7
    SLICE_X6Y66          LUT4 (Prop_lut4_I1_O)        0.299    16.886 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34/O
                         net (fo=1, routed)           0.000    16.886    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    17.116 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_25/O[1]
                         net (fo=1, routed)           0.731    17.847    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5_0[1]
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.306    18.153 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    18.153    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.400 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[0]
                         net (fo=17, routed)          1.917    20.317    mb_block_i/hdmi_text_controller_0/inst_n_108
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.299    20.616 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8/O
                         net (fo=4, routed)           0.702    21.318    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8_n_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.442 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15/O
                         net (fo=1, routed)           0.513    21.955    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_15_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    22.551 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.309    22.860    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[8][3]
    SLICE_X12Y63         LUT5 (Prop_lut5_I1_O)        0.306    23.166 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.733    23.899    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[7]
    SLICE_X12Y66         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.202ns  (logic 7.313ns (32.938%)  route 14.889ns (67.062%))
  Logic Levels:           24  (CARRY4=11 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.632     1.632    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.478     2.110 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q
                         net (fo=88, routed)          2.424     4.535    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[2]
    SLICE_X5Y59          LUT5 (Prop_lut5_I1_O)        0.323     4.858 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16/O
                         net (fo=4, routed)           0.862     5.720    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[15]_i_16_n_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.354     6.074 f  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26/O
                         net (fo=22, routed)          1.344     7.418    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_26_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.332     7.750 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103/O
                         net (fo=1, routed)           0.566     8.316    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_103_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     8.723 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_67/O[1]
                         net (fo=3, routed)           0.842     9.565    mb_block_i/hdmi_text_controller_0/inst_n_61
    SLICE_X4Y64          LUT3 (Prop_lut3_I2_O)        0.303     9.868 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_117/O
                         net (fo=2, routed)           0.981    10.849    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_1
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.154    11.003 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71/O
                         net (fo=2, routed)           0.668    11.670    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_71_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.327    11.997 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75/O
                         net (fo=1, routed)           0.000    11.997    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_75_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.398 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.398    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_40_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.512    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_26_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.626    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_10_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.939 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_9/O[3]
                         net (fo=5, routed)           0.978    13.918    mb_block_i/hdmi_text_controller_0/inst_n_92
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.306    14.224 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11/O
                         net (fo=2, routed)           0.816    15.040    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_11_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I3_O)        0.124    15.164 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    15.164    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_14_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.565 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.565    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[0]_i_8_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.787 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46/O[0]
                         net (fo=3, routed)           0.800    16.587    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_46_n_7
    SLICE_X6Y66          LUT4 (Prop_lut4_I1_O)        0.299    16.886 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34/O
                         net (fo=1, routed)           0.000    16.886    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_34_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    17.116 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[1]_i_25/O[1]
                         net (fo=1, routed)           0.731    17.847    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5_0[1]
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.306    18.153 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    18.153    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_14_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.400 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[0]
                         net (fo=17, routed)          1.917    20.317    mb_block_i/hdmi_text_controller_0/inst_n_108
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.299    20.616 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8/O
                         net (fo=4, routed)           0.616    21.232    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_8_n_0
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.124    21.356 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_12/O
                         net (fo=1, routed)           0.000    21.356    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_12_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.869 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.869    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_2_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.184 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.965    23.148    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr0[11]
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.307    23.455 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[12]_i_1/O
                         net (fo=1, routed)           0.379    23.834    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[11]
    SLICE_X10Y66         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.551ns  (logic 0.279ns (17.993%)  route 1.272ns (82.007%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X2Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164     0.757 f  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[0]/Q
                         net (fo=59, routed)          1.272     2.028    mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0[0]
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.045     2.073 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     2.073    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_7_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.143 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.143    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[8]_i_24[0]
    SLICE_X3Y64          LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 0.381ns (19.564%)  route 1.566ns (80.436%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.591     0.591    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X6Y38          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164     0.755 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=56, routed)          1.082     1.837    mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0[1]
    SLICE_X3Y64          LUT2 (Prop_lut2_I0_O)        0.045     1.882 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     1.882    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_6_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.947 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[0]_i_1/O[1]
                         net (fo=17, routed)          0.319     2.265    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[1]_0[0]
    SLICE_X8Y64          LUT5 (Prop_lut5_I1_O)        0.107     2.372 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.166     2.538    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[0]
    SLICE_X8Y66          LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 0.751ns (37.386%)  route 1.258ns (62.614%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q
                         net (fo=61, routed)          0.426     1.159    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[5]
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.204 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_15/O
                         net (fo=3, routed)           0.283     1.488    mb_block_i/hdmi_text_controller_0/inst/vga/sprite_inst/text_rom_addr2[7]
    SLICE_X3Y65          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.601 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.601    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.692 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[1]
                         net (fo=17, routed)          0.275     1.967    mb_block_i/hdmi_text_controller_0/inst_n_107
    SLICE_X11Y66         LUT6 (Prop_lut6_I1_O)        0.107     2.074 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_11/O
                         net (fo=1, routed)           0.000     2.074    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_11_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.220 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_4/O[2]
                         net (fo=1, routed)           0.218     2.438    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr01_in[9]
    SLICE_X13Y68         LUT5 (Prop_lut5_I4_O)        0.108     2.546 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.055     2.601    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[10]
    SLICE_X12Y68         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 0.674ns (33.520%)  route 1.337ns (66.481%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q
                         net (fo=61, routed)          0.426     1.159    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[5]
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.204 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_15/O
                         net (fo=3, routed)           0.283     1.488    mb_block_i/hdmi_text_controller_0/inst/vga/sprite_inst/text_rom_addr2[7]
    SLICE_X3Y65          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.601 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.601    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.692 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[1]
                         net (fo=17, routed)          0.275     1.967    mb_block_i/hdmi_text_controller_0/inst_n_107
    SLICE_X11Y66         LUT6 (Prop_lut6_I1_O)        0.107     2.074 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_11/O
                         net (fo=1, routed)           0.000     2.074    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_11_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.144 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_4/O[0]
                         net (fo=1, routed)           0.193     2.337    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr01_in[7]
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.107     2.444 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.159     2.603    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[8]
    SLICE_X11Y66         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 0.571ns (27.859%)  route 1.479ns (72.141%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q
                         net (fo=61, routed)          0.911     1.644    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[5]
    SLICE_X3Y65          LUT5 (Prop_lut5_I0_O)        0.045     1.689 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     1.689    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_21_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.754 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7/O[1]
                         net (fo=6, routed)           0.346     2.101    mb_block_i/hdmi_text_controller_0/inst_n_105
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.107     2.208 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_27/O
                         net (fo=1, routed)           0.000     2.208    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_27_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.314 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_4/O[1]
                         net (fo=1, routed)           0.112     2.425    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr01_in[4]
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.107     2.532 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.110     2.642    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[5]
    SLICE_X10Y67         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 0.773ns (36.852%)  route 1.325ns (63.148%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q
                         net (fo=61, routed)          0.426     1.159    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[5]
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.204 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_15/O
                         net (fo=3, routed)           0.283     1.488    mb_block_i/hdmi_text_controller_0/inst/vga/sprite_inst/text_rom_addr2[7]
    SLICE_X3Y65          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.601 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.601    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.692 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[1]
                         net (fo=17, routed)          0.275     1.967    mb_block_i/hdmi_text_controller_0/inst_n_107
    SLICE_X11Y66         LUT6 (Prop_lut6_I1_O)        0.107     2.074 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_11/O
                         net (fo=1, routed)           0.000     2.074    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_11_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.240 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_4/O[3]
                         net (fo=1, routed)           0.224     2.464    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr01_in[10]
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.110     2.574 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[12]_i_1/O
                         net (fo=1, routed)           0.116     2.690    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[11]
    SLICE_X10Y66         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 0.710ns (33.245%)  route 1.426ns (66.755%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q
                         net (fo=61, routed)          0.426     1.159    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[5]
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.204 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_15/O
                         net (fo=3, routed)           0.283     1.488    mb_block_i/hdmi_text_controller_0/inst/vga/sprite_inst/text_rom_addr2[7]
    SLICE_X3Y65          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.601 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.601    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.692 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[1]
                         net (fo=17, routed)          0.275     1.967    mb_block_i/hdmi_text_controller_0/inst_n_107
    SLICE_X11Y66         LUT6 (Prop_lut6_I1_O)        0.107     2.074 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_11/O
                         net (fo=1, routed)           0.000     2.074    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_11_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.180 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_4/O[1]
                         net (fo=1, routed)           0.283     2.463    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr01_in[8]
    SLICE_X10Y66         LUT5 (Prop_lut5_I4_O)        0.107     2.570 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.158     2.728    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[9]
    SLICE_X11Y66         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 0.557ns (25.365%)  route 1.639ns (74.635%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.591     0.591    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X2Y36          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.755 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[6]/Q
                         net (fo=46, routed)          0.868     1.622    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[6]
    SLICE_X3Y65          LUT6 (Prop_lut6_I4_O)        0.045     1.667 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_20/O
                         net (fo=1, routed)           0.000     1.667    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_20_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.733 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7/O[2]
                         net (fo=10, routed)          0.422     2.156    mb_block_i/hdmi_text_controller_0/inst_n_104
    SLICE_X13Y65         LUT6 (Prop_lut6_I2_O)        0.108     2.264 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_18/O
                         net (fo=1, routed)           0.000     2.264    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_18_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.330 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.237     2.567    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[8][2]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.108     2.675 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[7]_i_1/O
                         net (fo=1, routed)           0.112     2.787    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[6]
    SLICE_X10Y65         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 0.633ns (28.385%)  route 1.597ns (71.615%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q
                         net (fo=61, routed)          0.426     1.159    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[5]
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.204 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_15/O
                         net (fo=3, routed)           0.283     1.488    mb_block_i/hdmi_text_controller_0/inst/vga/sprite_inst/text_rom_addr2[7]
    SLICE_X3Y65          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.601 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.601    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.655 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[0]
                         net (fo=17, routed)          0.365     2.020    mb_block_i/hdmi_text_controller_0/inst_n_108
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.107     2.127 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_24/O
                         net (fo=1, routed)           0.000     2.127    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_24_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.190 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[8]_i_4/O[3]
                         net (fo=1, routed)           0.269     2.459    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr01_in[6]
    SLICE_X12Y63         LUT5 (Prop_lut5_I4_O)        0.110     2.569 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.254     2.823    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[7]
    SLICE_X12Y66         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 0.808ns (35.943%)  route 1.440ns (64.057%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    mb_block_i/hdmi_text_controller_0/inst/vga/pixel_clk
    SLICE_X1Y39          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  mb_block_i/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q
                         net (fo=61, routed)          0.426     1.159    mb_block_i/hdmi_text_controller_0/inst/vga/drawX[5]
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.204 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_15/O
                         net (fo=3, routed)           0.283     1.488    mb_block_i/hdmi_text_controller_0/inst/vga/sprite_inst/text_rom_addr2[7]
    SLICE_X3Y65          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.601 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.601    mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_7_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.692 r  mb_block_i/hdmi_text_controller_0/inst/vga/text_rom_addr_reg[1]_i_5/O[1]
                         net (fo=17, routed)          0.275     1.967    mb_block_i/hdmi_text_controller_0/inst_n_107
    SLICE_X11Y66         LUT6 (Prop_lut6_I1_O)        0.107     2.074 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_11/O
                         net (fo=1, routed)           0.000     2.074    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_11_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.226 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.226    mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[12]_i_4_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.271 r  mb_block_i/hdmi_text_controller_0/text_rom_addr_reg[14]_i_3/CO[1]
                         net (fo=1, routed)           0.259     2.530    mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr01_in[12]
    SLICE_X12Y68         LUT5 (Prop_lut5_I3_O)        0.114     2.644 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/text_rom_addr_reg[14]_i_1/O
                         net (fo=1, routed)           0.197     2.841    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/D[13]
    SLICE_X12Y68         LDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_final_clk_wiz_1_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.747ns  (logic 3.621ns (37.154%)  route 6.125ns (62.846%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.567    -2.402    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y37         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.946 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=8, routed)           1.759    -0.187    HexA/gpio_usb_keycode_0_tri_o[20]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    -0.063 r  HexA/hex_segA_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.018     0.955    HexA/hex_segA_OBUF[1]_inst_i_5_n_0
    SLICE_X62Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.079 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.349     4.428    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917     7.345 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.345    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 3.612ns (38.526%)  route 5.763ns (61.474%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.637    -2.332    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y41         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=8, routed)           1.207    -0.669    HexA/gpio_usb_keycode_0_tri_o[27]
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124    -0.545 r  HexA/hex_segA_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.805     0.260    HexA/hex_segA_OBUF[3]_inst_i_4_n_0
    SLICE_X63Y40         LUT5 (Prop_lut5_I3_O)        0.124     0.384 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.751     4.135    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908     7.043 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.043    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 3.609ns (39.073%)  route 5.627ns (60.927%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.567    -2.402    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y37         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.946 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=8, routed)           1.691    -0.255    HexA/gpio_usb_keycode_0_tri_o[20]
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.124    -0.131 r  HexA/hex_segA_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.813     0.682    HexA/hex_segA_OBUF[5]_inst_i_5_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124     0.806 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.123     3.929    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905     6.834 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.834    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.219ns  (logic 3.610ns (39.154%)  route 5.609ns (60.846%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.566    -2.403    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y36         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=8, routed)           1.315    -0.631    HexA/gpio_usb_keycode_0_tri_o[12]
    SLICE_X61Y37         LUT6 (Prop_lut6_I1_O)        0.124    -0.507 r  HexA/hex_segB_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.803     0.295    HexA/hex_segB_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I1_O)        0.124     0.419 r  HexA/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.491     3.910    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906     6.816 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.816    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.133ns  (logic 3.613ns (39.560%)  route 5.520ns (60.440%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.637    -2.332    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y41         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=8, routed)           1.205    -0.671    HexA/gpio_usb_keycode_0_tri_o[27]
    SLICE_X61Y40         LUT6 (Prop_lut6_I2_O)        0.124    -0.547 r  HexA/hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.832     0.286    HexA/hex_segA_OBUF[2]_inst_i_4_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I3_O)        0.124     0.410 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.482     3.892    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909     6.801 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.801    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.021ns  (logic 3.620ns (40.125%)  route 5.401ns (59.875%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.637    -2.332    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y41         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.876 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=8, routed)           1.095    -0.781    HexA/gpio_usb_keycode_0_tri_o[26]
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.124    -0.657 r  HexA/hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.814     0.157    HexA/hex_segA_OBUF[4]_inst_i_4_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I3_O)        0.124     0.281 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.493     3.773    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916     6.689 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.689    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 4.001ns (44.797%)  route 4.930ns (55.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.561    -2.408    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X37Y12         FDSE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDSE (Prop_fdse_C_Q)         0.456    -1.952 r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.930     2.979    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.545     6.524 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     6.524    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.889ns  (logic 3.680ns (41.402%)  route 5.209ns (58.598%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.568    -2.401    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y38         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.518    -1.883 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=8, routed)           1.234    -0.649    HexA/gpio_usb_keycode_0_tri_o[23]
    SLICE_X62Y40         LUT6 (Prop_lut6_I3_O)        0.124    -0.525 r  HexA/hex_segA_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.685     0.160    HexA/hex_segA_OBUF[6]_inst_i_5_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I4_O)        0.124     0.284 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.290     3.574    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914     6.488 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.488    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.647ns  (logic 3.754ns (43.412%)  route 4.893ns (56.588%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.633    -2.336    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y37         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.419    -1.917 f  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=8, routed)           1.151    -0.766    HexA/gpio_usb_keycode_0_tri_o[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I3_O)        0.296    -0.470 r  HexA/hex_segB_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.040     0.570    HexA/hex_segB_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.124     0.694 r  HexA/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.702     3.396    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915     6.311 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.311    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 3.604ns (41.789%)  route 5.020ns (58.211%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.568    -2.401    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y38         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=8, routed)           1.406    -0.539    HexA/gpio_usb_keycode_0_tri_o[22]
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.124    -0.415 r  HexA/hex_segA_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.664     0.249    HexA/hex_segA_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124     0.373 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.950     3.323    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900     6.223 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.223    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 1.384ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.587    -0.821    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y10         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.177    -0.644 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.643    usb_spi_sclk_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.207     0.565 r  usb_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.565    usb_spi_sclk
    V14                                                               r  usb_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.371ns (70.804%)  route 0.565ns (29.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.564    -0.844    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X10Y11         FDSE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDSE (Prop_fdse_C_Q)         0.164    -0.680 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           0.565    -0.114    usb_spi_mosi_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.207     1.093 r  usb_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.093    usb_spi_mosi
    V15                                                               r  usb_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.334ns (68.777%)  route 0.606ns (31.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.564    -0.844    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X13Y11         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           0.606    -0.097    usb_spi_ss_OBUF
    T12                  OBUF (Prop_obuf_I_O)         1.193     1.096 r  usb_spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     1.096    usb_spi_ss
    T12                                                               r  usb_spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_usb_rst_tri_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.371ns (70.249%)  route 0.581ns (29.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.581    -0.827    mb_block_i/gpio_usb_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y23          FDRE                                         r  mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.663 r  mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.581    -0.082    gpio_usb_rst_tri_o_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.207     1.125 r  gpio_usb_rst_tri_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.125    gpio_usb_rst_tri_o
    V13                                                               r  gpio_usb_rst_tri_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.396ns (61.034%)  route 0.891ns (38.966%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.591    -0.817    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y36         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=8, routed)           0.096    -0.579    HexA/gpio_usb_keycode_0_tri_o[8]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.534 r  HexA/hex_segB_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.126    -0.408    HexA/hex_segB_OBUF[5]_inst_i_4_n_0
    SLICE_X64Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.363 r  HexA/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.669     0.306    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     1.471 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.471    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.393ns (59.400%)  route 0.952ns (40.600%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.591    -0.817    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y37         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=8, routed)           0.209    -0.467    HexA/gpio_usb_keycode_0_tri_o[13]
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.045    -0.422 r  HexA/hex_segB_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.161    -0.261    HexA/hex_segB_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y37         LUT5 (Prop_lut5_I1_O)        0.045    -0.216 r  HexA/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.582     0.366    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.162     1.528 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.528    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 0.209ns (8.775%)  route 2.173ns (91.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.059     1.381    mb_block_i/hdmi_text_controller_0/inst/counter_inst/axi_aresetn
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.426 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[7]_i_1/O
                         net (fo=8, routed)           0.114     1.540    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[7]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.374ns (57.469%)  route 1.017ns (42.531%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.591    -0.817    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y36         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=8, routed)           0.220    -0.456    HexA/gpio_usb_keycode_0_tri_o[7]
    SLICE_X62Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.411 r  HexA/hex_segB_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.137    -0.274    HexA/hex_segB_OBUF[2]_inst_i_5_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.045    -0.229 r  HexA/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.659     0.431    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     1.574 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.574    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.395ns (58.205%)  route 1.001ns (41.795%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.591    -0.817    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y36         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=8, routed)           0.188    -0.488    HexA/gpio_usb_keycode_0_tri_o[4]
    SLICE_X62Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.443 r  HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.137    -0.305    HexA/hex_segB_OBUF[1]_inst_i_5_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  HexA/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.676     0.416    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     1.579 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.579    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 0.209ns (8.553%)  route 2.235ns (91.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.566    -0.842    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.678 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=57, routed)          2.059     1.381    mb_block_i/hdmi_text_controller_0/inst/counter_inst/axi_aresetn
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.426 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[7]_i_1/O
                         net (fo=8, routed)           0.176     1.602    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count[7]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     3.982 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.982    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     3.981 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.981    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.976 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     3.976 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.975 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     3.975 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.962 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     1.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.961 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.532 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.533 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     1.545 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.545 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     1.546 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.546 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     1.548 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.548    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     1.549 r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.549    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.575     6.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mb_final_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_final_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_final_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    N15                  IBUF                         0.000     5.000 f  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     5.480    mb_block_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.335 f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.869    mb_block_i/clk_wiz_1/inst/clkfbout_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.898 f  mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     3.713    mb_block_i/clk_wiz_1/inst/clkfbout_buf_mb_final_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_final_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clkfbout_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    mb_block_i/clk_wiz_1/inst/clkfbout_buf_mb_final_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.316ns (28.335%)  route 3.330ns (71.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.330     4.646    HexA/reset_rtl_0_IBUF
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.187     3.557    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.316ns (28.335%)  route 3.330ns (71.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.330     4.646    HexA/reset_rtl_0_IBUF
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.187     3.557    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.316ns (28.335%)  route 3.330ns (71.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.330     4.646    HexA/reset_rtl_0_IBUF
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.187     3.557    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.316ns (28.335%)  route 3.330ns (71.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.330     4.646    HexA/reset_rtl_0_IBUF
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.187     3.557    HexA/Clk
    SLICE_X54Y27         FDRE                                         r  HexA/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.316ns (29.286%)  route 3.179ns (70.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.179     4.495    HexA/reset_rtl_0_IBUF
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.190     3.560    HexA/Clk
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.316ns (29.286%)  route 3.179ns (70.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.179     4.495    HexA/reset_rtl_0_IBUF
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.190     3.560    HexA/Clk
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.316ns (29.286%)  route 3.179ns (70.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.179     4.495    HexA/reset_rtl_0_IBUF
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.190     3.560    HexA/Clk
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.316ns (29.286%)  route 3.179ns (70.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.179     4.495    HexA/reset_rtl_0_IBUF
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.190     3.560    HexA/Clk
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.345ns  (logic 1.316ns (30.302%)  route 3.028ns (69.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.028     4.345    HexA/reset_rtl_0_IBUF
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.072     3.442    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.345ns  (logic 1.316ns (30.302%)  route 3.028ns (69.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.028     4.345    HexA/reset_rtl_0_IBUF
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.072     3.442    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.394ns (24.559%)  route 1.209ns (75.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.209     1.603    HexA/reset_rtl_0_IBUF
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.247     1.643    HexA/Clk
    SLICE_X54Y31         FDRE                                         r  HexA/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.394ns (23.753%)  route 1.263ns (76.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.263     1.657    HexA/reset_rtl_0_IBUF
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.276     1.672    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.394ns (23.753%)  route 1.263ns (76.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.263     1.657    HexA/reset_rtl_0_IBUF
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.276     1.672    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.394ns (23.753%)  route 1.263ns (76.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.263     1.657    HexA/reset_rtl_0_IBUF
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.276     1.672    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[14]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.394ns (23.753%)  route 1.263ns (76.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.263     1.657    HexA/reset_rtl_0_IBUF
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.276     1.672    HexA/Clk
    SLICE_X54Y30         FDRE                                         r  HexA/counter_reg[15]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.394ns (22.873%)  route 1.327ns (77.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.327     1.721    HexA/reset_rtl_0_IBUF
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.236     1.632    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.394ns (22.873%)  route 1.327ns (77.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.327     1.721    HexA/reset_rtl_0_IBUF
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.236     1.632    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.394ns (22.873%)  route 1.327ns (77.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.327     1.721    HexA/reset_rtl_0_IBUF
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.236     1.632    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.394ns (22.873%)  route 1.327ns (77.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.327     1.721    HexA/reset_rtl_0_IBUF
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.236     1.632    HexA/Clk
    SLICE_X54Y29         FDRE                                         r  HexA/counter_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.784ns  (logic 0.394ns (22.056%)  route 1.391ns (77.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.391     1.784    HexA/reset_rtl_0_IBUF
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.300     1.696    HexA/Clk
    SLICE_X54Y28         FDRE                                         r  HexA/counter_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.387ns  (logic 4.229ns (16.027%)  route 22.158ns (83.973%))
  Logic Levels:           22  (FDRE=1 LUT3=2 LUT5=3 LUT6=10 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/Q
                         net (fo=9, routed)           1.001     1.420    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     1.719 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_18/O
                         net (fo=44, routed)          3.243     4.962    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]_1
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.086 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    10.675    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.799 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    11.971    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.095 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    12.095    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    12.312 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    13.580    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    13.879 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    13.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    14.088 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    15.086    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    15.383 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.383    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.595 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.595    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.689 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    16.564    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    16.880 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    17.860    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    17.984 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    19.887    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.011 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    20.928    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.052 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    22.176    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.300 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    23.354    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    23.478 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    23.478    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    23.695 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    23.695    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    23.789 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    24.616    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.932 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          0.913    25.845    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I2_O)        0.124    25.969 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_2_comp/O
                         net (fo=1, routed)           0.294    26.263    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_2_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.124    26.387 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.387    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457     1.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436     1.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.330ns  (logic 5.039ns (19.138%)  route 21.291ns (80.862%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=6 MUXF8=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/Q
                         net (fo=9, routed)           1.001     1.420    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     1.719 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_18/O
                         net (fo=44, routed)          3.243     4.962    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]_1
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.086 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    10.675    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.799 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    11.971    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.095 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    12.095    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    12.312 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    13.580    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    13.879 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    13.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    14.088 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    15.086    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    15.383 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.383    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.595 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.595    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.689 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    16.528    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    16.844 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    17.217    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.341 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    17.937    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    18.061 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    20.203    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.327 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    21.107    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    21.231 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    21.231    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    21.443 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    22.364    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    22.663 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    22.663    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    22.880 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    24.073    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    24.372 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    24.372    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    24.610 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    24.610    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    24.714 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.868    25.581    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.316    25.897 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_2_comp/O
                         net (fo=1, routed)           0.309    26.206    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_2_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.124    26.330 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.330    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457     1.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436     1.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.237ns  (logic 5.039ns (19.205%)  route 21.198ns (80.795%))
  Logic Levels:           24  (FDRE=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=6 MUXF8=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/Q
                         net (fo=9, routed)           1.001     1.420    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     1.719 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_18/O
                         net (fo=44, routed)          3.243     4.962    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]_1
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.086 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    10.675    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.799 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    11.971    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.095 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    12.095    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    12.312 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    13.580    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    13.879 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    13.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    14.088 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    15.086    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    15.383 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.383    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.595 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.595    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.689 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    16.528    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    16.844 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    17.217    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.341 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    17.937    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    18.061 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    20.203    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.327 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    21.107    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    21.231 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    21.231    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    21.443 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    22.364    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    22.663 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    22.663    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    22.880 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    24.073    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    24.372 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    24.372    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    24.610 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    24.610    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    24.714 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.789    25.503    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.316    25.819 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_3_comp/O
                         net (fo=1, routed)           0.295    26.113    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_3_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    26.237 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_2_comp/O
                         net (fo=1, routed)           0.000    26.237    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_2_n_0
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457     1.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436     1.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.184ns  (logic 4.229ns (16.151%)  route 21.955ns (83.849%))
  Logic Levels:           22  (FDRE=1 LUT2=1 LUT3=1 LUT5=3 LUT6=10 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/Q
                         net (fo=9, routed)           1.001     1.420    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     1.719 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_18/O
                         net (fo=44, routed)          3.243     4.962    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]_1
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.086 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    10.675    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.799 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    11.971    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.095 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    12.095    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    12.312 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    13.580    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    13.879 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    13.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    14.088 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    15.086    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    15.383 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.383    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.595 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.595    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.689 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    16.564    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    16.880 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    17.860    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    17.984 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    19.887    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.011 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    20.928    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.052 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    22.176    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.300 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    23.354    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    23.478 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    23.478    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    23.695 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    23.695    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    23.789 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    24.616    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.932 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          0.583    25.516    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.124    25.640 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_4/O
                         net (fo=1, routed)           0.420    26.060    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    26.184 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_1/O
                         net (fo=1, routed)           0.000    26.184    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457     1.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436     1.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.138ns  (logic 3.974ns (15.204%)  route 22.164ns (84.796%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/Q
                         net (fo=9, routed)           1.001     1.420    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     1.719 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_18/O
                         net (fo=44, routed)          3.243     4.962    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]_1
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.086 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    10.675    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.799 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    11.971    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.095 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    12.095    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    12.312 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    13.580    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    13.879 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    13.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    14.088 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    15.086    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    15.383 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.383    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.595 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.595    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.689 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    16.528    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    16.844 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.377    17.221    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.345 f  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_47/O
                         net (fo=1, routed)           0.313    17.658    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_1
    SLICE_X40Y49         LUT5 (Prop_lut5_I2_O)        0.124    17.782 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_13/O
                         net (fo=1925, routed)        2.356    20.138    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[3]
    SLICE_X58Y56         LUT6 (Prop_lut6_I3_O)        0.124    20.262 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g658_b3/O
                         net (fo=1, routed)           0.680    20.941    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g658_b3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.065 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_85/O
                         net (fo=1, routed)           0.669    21.735    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_85_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    21.859 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_30/O
                         net (fo=1, routed)           1.170    23.029    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_30_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.124    23.153 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.639    23.792    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_8_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.124    23.916 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.823    24.738    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0_i_2_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124    24.862 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[3]_INST_0/O
                         net (fo=13, routed)          0.877    25.739    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[3]
    SLICE_X43Y60         LUT5 (Prop_lut5_I3_O)        0.124    25.863 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_2/O
                         net (fo=1, routed)           0.151    26.014    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_2_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.124    26.138 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    26.138    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457     1.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.435     1.435    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.059ns  (logic 4.105ns (15.753%)  route 21.954ns (84.247%))
  Logic Levels:           21  (FDRE=1 LUT3=1 LUT5=3 LUT6=10 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/Q
                         net (fo=9, routed)           1.001     1.420    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     1.719 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_18/O
                         net (fo=44, routed)          3.243     4.962    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]_1
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.086 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    10.675    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.799 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    11.971    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.095 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    12.095    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    12.312 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    13.580    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    13.879 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    13.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    14.088 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    15.086    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    15.383 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.383    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.595 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.595    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.689 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    16.564    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    16.880 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    17.860    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    17.984 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    19.887    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.011 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    20.928    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.052 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    22.176    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.300 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    23.354    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    23.478 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    23.478    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    23.695 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    23.695    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    23.789 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    24.616    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.932 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          1.003    25.935    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    26.059 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.059    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[1]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457     1.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.435     1.435    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.054ns  (logic 5.039ns (19.341%)  route 21.015ns (80.659%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=9 MUXF7=6 MUXF8=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/Q
                         net (fo=9, routed)           1.001     1.420    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     1.719 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_18/O
                         net (fo=44, routed)          3.243     4.962    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]_1
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.086 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    10.675    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.799 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    11.971    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.095 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    12.095    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    12.312 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    13.580    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    13.879 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    13.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    14.088 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    15.086    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    15.383 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.383    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.595 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.595    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.689 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    16.528    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    16.844 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    17.217    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.341 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    17.937    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    18.061 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    20.203    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.327 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    21.107    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    21.231 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    21.231    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    21.443 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    22.364    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    22.663 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    22.663    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    22.880 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    24.073    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    24.372 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    24.372    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    24.610 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    24.610    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    24.714 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.738    25.452    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X40Y57         LUT5 (Prop_lut5_I2_O)        0.316    25.768 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.162    25.930    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_2_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I1_O)        0.124    26.054 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    26.054    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457     1.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436     1.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.045ns  (logic 4.105ns (15.761%)  route 21.940ns (84.239%))
  Logic Levels:           21  (FDRE=1 LUT3=1 LUT5=3 LUT6=10 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/Q
                         net (fo=9, routed)           1.001     1.420    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     1.719 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_18/O
                         net (fo=44, routed)          3.243     4.962    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]_1
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.086 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    10.675    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.799 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    11.971    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.095 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    12.095    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    12.312 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    13.580    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    13.879 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    13.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    14.088 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    15.086    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    15.383 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.383    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.595 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.595    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.689 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.875    16.564    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.316    16.880 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17/O
                         net (fo=16, routed)          0.980    17.860    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_17_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124    17.984 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_12/O
                         net (fo=1931, routed)        1.903    19.887    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[4]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.124    20.011 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3/O
                         net (fo=6, routed)           0.916    20.928    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g140_b3_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.052 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126/O
                         net (fo=2, routed)           1.124    22.176    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_126_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.300 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82/O
                         net (fo=1, routed)           1.054    23.354    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_82_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    23.478 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    23.478    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_29_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    23.695 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    23.695    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_12_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    23.789 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.827    24.616    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.932 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[2]_INST_0/O
                         net (fo=15, routed)          0.988    25.921    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[2]
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.045 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.045    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[2]_i_1_n_0
    SLICE_X41Y56         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457     1.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.437     1.437    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y56         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.044ns  (logic 5.039ns (19.348%)  route 21.005ns (80.652%))
  Logic Levels:           24  (FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=6 MUXF8=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/Q
                         net (fo=9, routed)           1.001     1.420    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     1.719 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_18/O
                         net (fo=44, routed)          3.243     4.962    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]_1
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.086 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    10.675    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.799 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    11.971    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.095 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    12.095    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    12.312 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    13.580    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    13.879 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    13.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    14.088 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    15.086    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    15.383 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.383    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.595 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.595    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.689 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    16.528    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    16.844 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    17.217    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.341 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    17.937    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    18.061 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    20.203    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.327 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    21.107    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    21.231 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    21.231    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    21.443 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    22.364    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    22.663 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    22.663    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    22.880 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    24.073    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    24.372 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    24.372    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    24.610 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    24.610    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    24.714 f  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.725    25.439    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.316    25.755 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_3/O
                         net (fo=1, routed)           0.165    25.920    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_3_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.044 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    26.044    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457     1.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436     1.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X42Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.041ns  (logic 5.039ns (19.350%)  route 21.002ns (80.650%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=9 MUXF7=6 MUXF8=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]/Q
                         net (fo=9, routed)           1.001     1.420    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[4]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.299     1.719 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_18/O
                         net (fo=44, routed)          3.243     4.962    mb_block_i/hdmi_text_controller_0/inst/counter_inst/count_reg[5]_1
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.124     5.086 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_temp_i_14/O
                         net (fo=1906, routed)        5.590    10.675    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/a[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.799 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1/O
                         net (fo=1, routed)           1.171    11.971    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/g733_b1_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.095 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298/O
                         net (fo=1, routed)           0.000    12.095    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_298_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    12.312 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137/O
                         net (fo=1, routed)           1.268    13.580    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_137_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.299    13.879 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47/O
                         net (fo=1, routed)           0.000    13.879    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_47_n_0
    SLICE_X38Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    14.088 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.998    15.086    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_15_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.297    15.383 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.383    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_5_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    15.595 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.595    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.094    15.689 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_temp/U0/spo[1]_INST_0/O
                         net (fo=17, routed)          0.839    16.528    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/temp_rom_data[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.316    16.844 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_56/O
                         net (fo=15, routed)          0.373    17.217    mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_2
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.341 r  mb_block_i/hdmi_text_controller_0/inst/counter_inst/final_rom_dis_i_42/O
                         net (fo=1, routed)           0.596    17.937    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/g808_b3_3
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.124    18.061 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis_i_11/O
                         net (fo=1931, routed)        2.142    20.203    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/a[5]
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.327 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1/O
                         net (fo=1, routed)           0.780    21.107    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/g120_b1_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.124    21.231 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219/O
                         net (fo=1, routed)           0.000    21.231    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_219_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    21.443 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84/O
                         net (fo=1, routed)           0.921    22.364    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_84_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.299    22.663 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    22.663    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_28_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    22.880 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           1.193    24.073    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.299    24.372 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    24.372    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_3_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    24.610 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    24.610    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    24.714 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/final_rom_dis/U0/spo[1]_INST_0/O
                         net (fo=16, routed)          0.736    25.450    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/rom_data[1]
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.316    25.766 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_2/O
                         net (fo=1, routed)           0.151    25.917    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_2_n_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I1_O)        0.124    26.041 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    26.041    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.457     1.457    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         1.436     1.436    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.316ns (17.740%)  route 1.465ns (82.260%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         LDCE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
    SLICE_X12Y68         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.284     0.465    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.510 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.315     0.824    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_data
    SLICE_X12Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.869 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4/O
                         net (fo=16, routed)          0.867     1.736    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4_n_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I2_O)        0.045     1.781 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[2]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.830     0.830    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.316ns (16.941%)  route 1.549ns (83.059%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         LDCE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
    SLICE_X12Y68         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.284     0.465    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.510 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.315     0.824    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_data
    SLICE_X12Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.869 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4/O
                         net (fo=16, routed)          0.951     1.820    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.045     1.865 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.865    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[3]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.830     0.830    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.316ns (16.908%)  route 1.553ns (83.092%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         LDCE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
    SLICE_X12Y68         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.284     0.465    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.510 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.315     0.824    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_data
    SLICE_X12Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.869 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4/O
                         net (fo=16, routed)          0.955     1.824    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.869 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.869    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[1]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.830     0.830    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.920ns  (logic 0.316ns (16.455%)  route 1.604ns (83.545%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         LDCE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
    SLICE_X12Y68         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.284     0.465    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.510 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.315     0.824    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_data
    SLICE_X12Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.869 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4/O
                         net (fo=16, routed)          1.006     1.875    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.920 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.920    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[0]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.830     0.830    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y57         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.970ns  (logic 0.361ns (18.323%)  route 1.609ns (81.677%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         LDCE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
    SLICE_X12Y68         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.284     0.465    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.510 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.315     0.824    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_data
    SLICE_X12Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.869 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4/O
                         net (fo=16, routed)          0.421     1.290    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.335 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_4_comp_1/O
                         net (fo=1, routed)           0.590     1.925    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_4_n_0_repN
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.970 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.970    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[3]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.830     0.830    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X42Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.011ns  (logic 0.316ns (15.712%)  route 1.695ns (84.288%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         LDCE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
    SLICE_X12Y68         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.284     0.465    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.510 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.315     0.824    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_data
    SLICE_X12Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.869 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4/O
                         net (fo=16, routed)          1.097     1.966    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I1_O)        0.045     2.011 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     2.011    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_2_n_0
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.830     0.830    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X41Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.316ns (15.698%)  route 1.697ns (84.302%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         LDCE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
    SLICE_X12Y68         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.284     0.465    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.510 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.315     0.824    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_data
    SLICE_X12Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.869 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4/O
                         net (fo=16, routed)          1.099     1.968    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.045     2.013 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.013    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green[1]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.830     0.830    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X40Y58         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/green_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.316ns (15.690%)  route 1.698ns (84.310%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         LDCE                         0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/G
    SLICE_X12Y68         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.284     0.465    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X12Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.510 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.315     0.824    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/text_rom_data
    SLICE_X12Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.869 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4/O
                         net (fo=16, routed)          1.100     1.969    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/red[3]_i_4_n_0
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.045     2.014 r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.014    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue[0]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.829     0.829    mb_block_i/hdmi_text_controller_0/inst/sprite_inst/clk_out1
    SLICE_X43Y60         FDRE                                         r  mb_block_i/hdmi_text_controller_0/inst/sprite_inst/blue_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.042ns (2.081%)  route 1.976ns (97.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.384     1.384    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.042     1.426 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.593     2.018    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X3Y15          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.860     0.860    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y15          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.042ns (2.081%)  route 1.976ns (97.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.384     1.384    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.042     1.426 f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.593     2.018    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X3Y15          FDCE                                         f  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.817     0.817    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=166, routed)         0.860     0.860    mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y15          FDCE                                         r  mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_final_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.625ns  (logic 0.124ns (4.724%)  route 2.501ns (95.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.501     2.501    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X53Y4          LUT4 (Prop_lut4_I0_O)        0.124     2.625 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.625    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X53Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.452    -2.929    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.455    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        1.533    -2.849    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.223    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.859    -1.244    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_final_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.045ns (3.765%)  route 1.150ns (96.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.150     1.150    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X53Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.195 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.195    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X53Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_final_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_final_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3037, routed)        0.837    -1.266    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y4          FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





