$date
	Thu Jan 05 07:25:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ten_bit_decrementer_tb $end
$var wire 10 ! s [9:0] $end
$var wire 1 " o $end
$var reg 10 # a [9:0] $end
$scope module decr $end
$var wire 10 $ a [9:0] $end
$var wire 10 % s [9:0] $end
$var wire 1 " o $end
$var wire 10 & b [9:0] $end
$scope begin genblk1[1] $end
$var parameter 2 ' i $end
$scope module hsi $end
$var wire 1 ( bout $end
$var wire 1 ) d $end
$var wire 1 * i0 $end
$var wire 1 + i1 $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 , i $end
$scope module hsi $end
$var wire 1 - bout $end
$var wire 1 . d $end
$var wire 1 / i0 $end
$var wire 1 0 i1 $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 1 i $end
$scope module hsi $end
$var wire 1 2 bout $end
$var wire 1 3 d $end
$var wire 1 4 i0 $end
$var wire 1 5 i1 $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 6 i $end
$scope module hsi $end
$var wire 1 7 bout $end
$var wire 1 8 d $end
$var wire 1 9 i0 $end
$var wire 1 : i1 $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 ; i $end
$scope module hsi $end
$var wire 1 < bout $end
$var wire 1 = d $end
$var wire 1 > i0 $end
$var wire 1 ? i1 $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$var parameter 4 @ i $end
$scope module hsi $end
$var wire 1 A bout $end
$var wire 1 B d $end
$var wire 1 C i0 $end
$var wire 1 D i1 $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$var parameter 4 E i $end
$scope module hsi $end
$var wire 1 F bout $end
$var wire 1 G d $end
$var wire 1 H i0 $end
$var wire 1 I i1 $end
$upscope $end
$upscope $end
$scope begin genblk1[8] $end
$var parameter 5 J i $end
$scope module hsi $end
$var wire 1 K bout $end
$var wire 1 L d $end
$var wire 1 M i0 $end
$var wire 1 N i1 $end
$upscope $end
$upscope $end
$scope begin genblk1[9] $end
$var parameter 5 O i $end
$scope module hsi $end
$var wire 1 P bout $end
$var wire 1 Q d $end
$var wire 1 R i0 $end
$var wire 1 S i1 $end
$upscope $end
$upscope $end
$scope module hs0 $end
$var wire 1 T bout $end
$var wire 1 U d $end
$var wire 1 V i0 $end
$var wire 1 W i1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1001 O
b1000 J
b111 E
b110 @
b101 ;
b100 6
b11 1
b10 ,
b1 '
$end
#0
$dumpvars
1W
0V
1U
1T
1S
0R
1Q
1P
1N
0M
1L
1K
1I
0H
1G
1F
1D
0C
1B
1A
1?
0>
1=
1<
1:
09
18
17
15
04
13
12
10
0/
1.
1-
1+
0*
1)
1(
b1111111111 &
b1111111111 %
b0 $
b0 #
1"
b1111111111 !
$end
#1
0"
0Q
0P
0S
0L
0K
0N
0G
0F
0I
0B
0A
0D
0=
0<
0?
08
07
0:
03
02
05
0.
0-
00
0)
0(
0+
b0 &
0T
b0 !
b0 %
0U
1V
b1 #
b1 $
#2
10
1)
1(
1+
b11 &
1T
0.
1=
b100011 !
b100011 %
1U
1/
1>
0V
b100100 #
b100100 $
#3
1.
00
b1 &
0(
0)
13
18
1B
1G
1L
b1111111101 !
b1111111101 %
1Q
1*
14
19
1C
1H
1M
1R
b1111111110 #
b1111111110 $
#4
1)
0+
b0 &
0T
b1111111110 !
b1111111110 %
0U
1V
b1111111111 #
b1111111111 $
