#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jun  7 08:32:44 2024
# Process ID: 3760
# Current directory: C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19160 C:\Users\leonozog\Desktop\AGH\Semestr_6\6JOS\prj\ZedBoard_HDMI\prj_hdmi2.xpr
# Log file: C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/vivado.log
# Journal file: C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI\vivado.jou
# Running On: DESKTOP-JBTK6O5, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16505 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {137.681} \
  CONFIG.CLKOUT1_PHASE_ERROR {105.461} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {111.879} \
  CONFIG.CLKOUT2_PHASE_ERROR {105.461} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {300.000} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLK_OUT1_PORT {clk_100MHz} \
  CONFIG.CLK_OUT2_PORT {clk_300MHz} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {9} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {3} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.PRIMITIVE {PLL} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 16
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci] -directory C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.ip_user_files -ipstatic_source_dir C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/modelsim} {questa=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/questa} {riviera=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/riviera} {activehdl=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_i2c ]
open_wave_config C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/tb_i2c_base_behav.wcfg
source tb_hdmi_ctrl.tcl
run 18 ms
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run impl_1
close_design
export_ip_user_files -of_objects  [get_files c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {137.681} \
  CONFIG.CLKOUT1_PHASE_ERROR {105.461} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {127.220} \
  CONFIG.CLKOUT2_PHASE_ERROR {105.461} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150.000} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {127.220} \
  CONFIG.CLKOUT3_PHASE_ERROR {105.461} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {150.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {180.000} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLK_OUT1_PORT {clk_100MHz} \
  CONFIG.CLK_OUT2_PORT {clk_150MHz_0phi} \
  CONFIG.CLK_OUT3_PORT {clk_150MHz_180phi} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {9} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {6} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {6} \
  CONFIG.MMCM_CLKOUT2_PHASE {180.000} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.NUM_OUT_CLKS {3} \
  CONFIG.PRIMITIVE {PLL} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_4/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_4/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_4/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_4/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 16
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_4/clk_wiz_0.xci] -directory C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.ip_user_files -ipstatic_source_dir C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/modelsim} {questa=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/questa} {riviera=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/riviera} {activehdl=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_i2c ]
launch_simulation -simset [get_filesets sim_i2c ]
open_wave_config C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/tb_i2c_base_behav.wcfg
source tb_hdmi_ctrl.tcl
run 18 ms
relaunch_sim
run 18 ms
close_sim
export_ip_user_files -of_objects  [get_files c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_4/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_4/clk_wiz_0.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {137.681} \
  CONFIG.CLKOUT1_PHASE_ERROR {105.461} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {127.220} \
  CONFIG.CLKOUT2_PHASE_ERROR {105.461} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150.000} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLK_OUT1_PORT {clk_100MHz} \
  CONFIG.CLK_OUT2_PORT {clk_150MHz} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {9} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {6} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.PRIMITIVE {PLL} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_5/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_5/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_5/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_5/clk_wiz_0.xci]
export_simulation -of_objects [get_files c:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.srcs/sources_1/ip/clk_wiz_0_5/clk_wiz_0.xci] -directory C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.ip_user_files -ipstatic_source_dir C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/modelsim} {questa=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/questa} {riviera=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/riviera} {activehdl=C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/prj_hdmi2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_i2c ]
open_wave_config C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/tb_i2c_base_behav.wcfg
source tb_hdmi_ctrl.tcl
run 18 ms
relaunch_sim
relaunch_sim
run 18 ms
run 18 ms
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
launch_simulation -simset [get_filesets sim_i2c ]
open_wave_config C:/Users/leonozog/Desktop/AGH/Semestr_6/6JOS/prj/ZedBoard_HDMI/tb_i2c_base_behav.wcfg
source tb_hdmi_ctrl.tcl
run 18 ms
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
set_property -name {STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS} -value -hold_fix -objects [get_runs impl_1]
set_property -name {STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS} -value -aggressive_hold_fix -objects [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
set_property {STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS} {} [get_runs impl_1]
set_property -name {STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS} -value -aggressive_hold_fix -objects [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property -name {STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS} -value {-hold_fix -aggressive_hold_fix} -objects [get_runs impl_1]
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.PRE {} [get_runs impl_1]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST {} [get_runs impl_1]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE ExploreWithAggressiveHoldFix [get_runs impl_1]
set_property {STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS} {} [get_runs impl_1]
close_design
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
close_design
synth_design -top top -part xc7z020clg484-1 -lint 
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE ExploreWithAggressiveHoldFix [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
close_design
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
set_property STEPS.OPT_DESIGN.ARGS.VERBOSE true [get_runs impl_1]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST {} [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
