Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Mar 30 10:42:29 2023
| Host         : cad105.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcvm1802
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  8224 |
|    Minimum number of control sets                        |   290 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |  7934 |
| Unused register locations in slices containing registers |  9906 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  8224 |
| >= 0 to < 4        |  1116 |
| >= 4 to < 6        |   556 |
| >= 6 to < 8        |   370 |
| >= 8 to < 10       |   410 |
| >= 10 to < 12      |   321 |
| >= 12 to < 14      |   275 |
| >= 14 to < 16      |   265 |
| >= 16              |  4911 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             451 |          195 |
| No           | No                    | Yes                    |           23092 |        12954 |
| No           | Yes                   | No                     |              81 |           63 |
| Yes          | No                    | No                     |            1637 |          307 |
| Yes          | No                    | Yes                    |          231044 |        68079 |
| Yes          | Yes                   | No                     |            1053 |          221 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                     Enable Signal                                                                                                    |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[0][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[2][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[0][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/unit2_fold_i_1__19_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/unit1_forstat_fold2[0]_i_1__19_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[1][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/l_row[4]_i_1__29_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].mux_top_buf/queue[1][341]_i_1__38_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/qn_reg[1]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[0][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[1][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[2][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/ea0d[4]_i_1__46_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[2][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/unit2_fold_i_1__0_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[1][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/unit1_forstat_fold2[0]_i_1__0_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/l_row[4]_i_1__23_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/unit1_forstat_fold2[0]_i_1__1_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/unit1_forstat_fold2[0]_i_1__24_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/scon_count[5]_i_1__8_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/unit2_fold_i_1__8_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/unit1_forstat_fold2[0]_i_1__4_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/unit1_forstat_fold2[0]_i_1__14_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/l_row[4]_i_1__14_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[2][341]_i_1__12_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/unit1_forstat_fold2[0]_i_1__20_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                         |                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_0[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/unit2_fold_i_1__20_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/unit2_fold_i_1__3_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[0][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[1][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/l_row[4]_i_1__11_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[1][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[0][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/l_row[4]_i_1__27_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[2][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/unit2_fold_i_1__17_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_4[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].mux_top_buf/queue[1][341]_i_1__37_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[1][341]_i_1__4_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[2][341]_i_1__31_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_srw_reg                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/unit1_forstat_fold2[0]_i_1__3_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/unit2_fold_i_1__17_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/unit2_fold_i_1__17_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[1][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/unit2_fold_i_1__1_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/unit1_forstat_fold2[0]_i_1__1_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/ea0d[4]_i_1__2_n_0                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/ea0d[4]_i_1__6_n_0                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[1][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[1][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[2][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[2][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[2][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/l_row[4]_i_1__11_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/l_row[4]_i_1__11_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage4_inst/ea0d[4]_i_1__48_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/unit2_fold_i_1__7_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/unit2_fold_i_1__7_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[0][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[2][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                      |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_csel[1]_i_1_n_0                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/MB_out                                                                                                                                                            | design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/MB_out                                                                                                                                                       | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/l_row[4]_i_1__26_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/unit2_fold_i_1_n_0                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].mux_top_buf/queue[1][341]_i_1__38_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                      |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/unit2_fold_i_1__5_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[0][341]_i_1__29_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/unit2_fold_i_1__25_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue[2][341]_i_1__19_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                     |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                     |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/FSM_onehot_cmd_reg[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/MB_out                                                                                                                                                        | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i8_in                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[2][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[2][341]_i_1__4_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/unit1_forstat_fold2[0]_i_1__24_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/unit2_fold_i_1__24_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                2 |              2 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/proc_sys_reset_1/U0/SEQ/MB_out                                                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/proc_sys_reset_0/U0/SEQ/MB_out                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/scon_count[5]_i_1__30_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[1][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/queue[1][341]_i_1__36_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/unit2_fold_i_1__30_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[2][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[0][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/next                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/unit1_forstat_fold2[0]_i_1__26_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/next                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/unit1_forstat_fold2[0]_i_1__22_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/unit1_forstat_fold2[0]_i_1__21_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_3[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/l_row[4]_i_1__26_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[0][341]_i_1__12_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[0][255]_i_1__33_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[1][341]_i_1__29_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/ea0d[4]_i_1__6_n_0                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/unit1_forstat_fold2[0]_i_1__25_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1__3_n_0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[1][255]_i_1__32_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/unit1_forstat_fold2[0]_i_1__28_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/unit2_fold_i_1__2_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[2][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[0][341]_i_1__4_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[2][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/unit1_forstat_fold2[0]_i_1__30_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[1][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[0][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/unit1_forstat_fold2[0]_i_1__17_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[1][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[2][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/unit1_forstat_fold2[0]_i_1__18_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[2][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state[2]_i_1__1_n_0                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/unit1_forstat_fold2[0]_i_1__12_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/unit1_forstat_fold2[0]_i_1__8_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/unit1_forstat_fold2[0]_i_1__14_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/unit1_forstat_fold2[0]_i_1__13_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/unit2_fold_i_1__3_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state[m_valid_i]_i_1_n_0                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/unit2_fold_i_1__14_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[1][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state[m_valid_i]_i_1__0_n_0                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/unit2_fold_i_1_n_0                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/unit1_forstat_fold2[0]_i_1_n_0                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/unit1_forstat_fold2[0]_i_1__0_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1__2_n_0                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                3 |              3 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/ea0d[4]_i_1__2_n_0                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/unit2_fold_i_1__1_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage4_inst/ea0d[4]_i_1__48_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/unit2_fold_i_1_n_0                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/l_row[4]_i_1__23_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/unit1_forstat_fold2[0]_i_1__0_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                               | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                        |                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/unit2_fold_i_1__18_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/scon_count[5]_i_1__30_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                           |                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_chip[3]_i_1_n_0                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/E[0]                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[0][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_10[0]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_12[0]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/unit2_fold_i_1__1_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_keep_busy_reg[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/unit2_fold_i_1__26_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[2][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[1][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_20[0]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_18[0]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_16[0]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_14[0]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/unit2_fold_i_1__17_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/unit2_fold_i_1__22_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/l_row[4]_i_1__29_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                         |                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0]_1                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/l_row[4]_i_1__27_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                            |                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/unit2_fold_i_1__27_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/l_row[4]_i_1__14_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[1][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/unit1_forstat_fold2[0]_i_1__14_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/ea0d[4]_i_1__46_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/unit2_fold_i_1__16_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/unit2_fold_i_1__6_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/l_row[4]_i_1__17_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/unit1_forstat_fold2[0]_i_1__13_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/E[0]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/unit2_fold_i_1__3_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/l_row[4]_i_1__9_n_0                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/unit2_fold_i_1__27_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[0][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/ea0d[4]_i_1__28_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/ea0d[4]_i_1__24_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[11].srl_nx1/shift        |                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage4_inst/ea0d[4]_i_1__42_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/l_row[4]_i_1__20_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/l_row[4]_i_1__30_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/l_row[4]_i_1__10_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[0][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/l_row[4]_i_1__7_n_0                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/unit2_fold_i_1__7_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/l_row[4]_i_1__2_n_0                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/unit1_forstat_fold2[0]_i_1__17_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/l_row[4]_i_1__3_n_0                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[0][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/E[0]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.ar_enable_reg[0]                                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg           |                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/E[0]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/l_row[4]_i_1__4_n_0                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/unit1_forstat_fold2[0]_i_1__25_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/ea0d[4]_i_1__0_n_0                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/ea0d[4]_i_1__4_n_0                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/l_row[4]_i_1__25_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/qn                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/l_row[4]_i_1__1_n_0                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/ea0d[4]_i_1__26_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/unit2_fold_i_1__6_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/queue[1][341]_i_1__17_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/E[0]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/unit2_fold_i_1__16_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/ea0d[4]_i_1__16_n_0                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/E[0]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/l_row[4]_i_1__19_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/l_row[4]_i_1__22_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/unit1_forstat_fold2[0]_i_1__22_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/unit2_fold_i_1__22_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/ea0d[4]_i_1__34_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage4_inst/ea0d[4]_i_1__38_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/E[0]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/l_row[4]_i_1__28_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/unit1_forstat_fold2[0]_i_1__28_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/l_row[4]_i_1__5_n_0                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/ea0d[4]_i_1__50_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/unit1_forstat_fold2[0]_i_1__24_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/l_row[4]_i_1__24_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/l_row[4]_i_1__8_n_0                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/unit1_forstat_fold2[0]_i_1__12_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/scon_count[5]_i_1__8_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/unit1_forstat_fold2[0]_i_1__8_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/l_row[4]_i_1__12_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/unit1_forstat_fold2[0]_i_1__1_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/ea0d[4]_i_1__14_n_0                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/ea0d[4]_i_1__59_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[0][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/l_row[4]_i_1__16_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage4_inst/ea0d[4]_i_1__52_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/E[0]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[1][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[0][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/l_row[4]_i_1_n_0                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/ea0d[4]_i_1__10_n_0                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/unit1_forstat_fold2[0]_i_1_n_0                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/l_row[4]_i_1__0_n_0                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/l_row[4]_i_1__6_n_0                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/E[0]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[1][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/unit2_fold_i_1__26_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/unit1_forstat_fold2[0]_i_1__26_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[1][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[0][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/l_row[4]_i_1__21_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/unit1_forstat_fold2[0]_i_1__21_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/ea0d[4]_i_1__8_n_0                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/l_row[4]_i_1__18_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/unit1_forstat_fold2[0]_i_1__18_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/E[0]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/ea0d[4]_i_1__20_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/ea0d[4]_i_1__44_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/ea0d[4]_i_1__58_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_srw_reg                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/unit1_forstat_fold2[0]_i_1__30_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/E[0]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/l_row[4]_i_1__13_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage4_inst/ea0d[4]_i_1__40_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/ea0d[4]_i_1__32_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/ea0d[4]_i_1__22_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/ea0d[4]_i_1__54_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage4_inst/ea0d[4]_i_1__62_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/ea0d[4]_i_1__30_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/ea0d[4]_i_1__12_n_0                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/ea0d[4]_i_1__18_n_0                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/E[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].mux_top_buf/queue[1][341]_i_1__40_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/ea0d[4]_i_1__55_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/unit2_fold_i_1__18_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/ea0d[4]_i_1__36_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/l_row[4]_i_1__15_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[2][341]_i_1__12_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/scon_count[5]_i_1__12_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                3 |              6 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/scon_count[5]_i_1__11_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/scon_count[5]_i_1__2_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/unit2_fold_i_1__2_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/qn                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/scon_count[5]_i_1__18_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/scon_count[5]_i_1__4_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/scon_count[5]_i_1__6_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/qn                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/scon_count[5]_i_1__19_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/scon_count[5]_i_1__22_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/scon_count[5]_i_1__28_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/scon_count[5]_i_1__5_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/scon_count[5]_i_1__25_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/queue[1][341]_i_1__36_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/scon_count[5]_i_1__13_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/scon_count[5]_i_1__26_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/scon_count[5]_i_1__29_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd[1]_i_1_n_0                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/scon_count[5]_i_1__0_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/scon_count[5]_i_1__23_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/scon_count[5]_i_1_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/unit2_fold_i_1__14_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/scon_count[5]_i_1__24_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/scon_count[5]_i_1__1_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/scon_count[5]_i_1__16_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/scon_count[5]_i_1__14_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/scon_count[5]_i_1__10_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/scon_count[5]_i_1__17_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/scon_count[5]_i_1__9_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/scon_count[5]_i_1__7_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/scon_count[5]_i_1__20_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[2][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/scon_count[5]_i_1__27_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                    | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                 |                1 |              6 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                   | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                |                1 |              6 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                        | design_1_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                             |                1 |              6 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/unit1_forstat_fold2[0]_i_1__3_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/scon_count[5]_i_1__3_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/scon_count[5]_i_1__21_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/scon_count[5]_i_1__15_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                6 |              6 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                5 |              6 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[2][341]_i_1__31_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/E[0]                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/qn                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/unit2_fold_i_1__24_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/unit2_fold_i_1__30_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[2][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/unit2_fold_i_1__25_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/unit2_fold_i_1__5_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/unit1_forstat_fold2[0]_i_1__19_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[1][341]_i_1__12_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[2][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[0][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[1][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/unit1_forstat_fold2[0]_i_1__20_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/queue[2][341]_i_1__17_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/unit1_forstat_fold2[0]_i_1__4_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                5 |              7 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                4 |              7 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                7 |              7 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                6 |              7 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[2][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[0][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[1][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/unit1_forstat_fold2[0]_i_1__6_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/queue[0][341]_i_1__17_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[1][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/unit1_forstat_fold2[0]_i_1__5_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/unit1_forstat_fold2[0]_i_1__15_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/unit1_forstat_fold2[0]_i_1__16_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/unit1_forstat_fold2[0]_i_1__29_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/unit1_forstat_fold2[0]_i_1__10_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/unit1_forstat_fold2[0]_i_1__7_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/unit1_forstat_fold2[0]_i_1__2_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[1][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[1][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/unit2_fold_i_1__19_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].mux_top_buf/queue[1][341]_i_1__37_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[2][341]_i_1__31_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[0][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[2][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/unit1_forstat_fold2[0]_i_1__9_n_0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/unit2_fold_i_1__20_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[1][255]_i_1__32_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[2][255]_i_1__31_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/unit1_forstat_fold2[0]_i_1__23_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/unit2_fold_i_1__0_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[2][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[0][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/unit2_fold_i_1__8_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[2][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/unit1_forstat_fold2[0]_i_1__27_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/unit1_forstat_fold2[0]_i_1__11_n_0                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                8 |              8 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |                6 |              8 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/unit2_fold_i_1__23_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[0][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[1][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[2][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                2 |              9 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/qn                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/unit2_fold_i_1__29_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[5]                                                                                   |                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/unit2_fold_i_1__13_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[6]                                                                                   |                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_4[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[1][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                2 |              9 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/unit2_fold_i_1__15_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[9]                                                                                   |                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[2][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/unit2_fold_i_1__12_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/unit2_fold_i_1__10_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[7]                                                                                   |                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/p_0_in                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/p_0_in                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue[0][341]_i_1__40_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[8]                                                                                   |                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[4]                                                                                   |                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/qn                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/unit2_fold_i_1__4_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[2]                                                                                   |                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[1]                                                                                   |                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[0]                                                                                   |                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              9 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[3]                                                                                   |                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/unit2_fold_i_1__11_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/unit2_fold_i_1__9_n_0                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[2][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/qn                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/unit2_fold_i_1__21_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[0][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/unit2_fold_i_1__28_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[2][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[10]                                                                                  |                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[11]                                                                                  |                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[12]                                                                                  |                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[14]                                                                                  |                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                9 |              9 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[13]                                                                                  |                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[0][255]_i_1__33_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[0][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                7 |              9 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[2][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                8 |              9 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                5 |             10 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                5 |             10 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_dmrptop[31]_i_1_n_0                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/PS9_inst_0[0]                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |             10 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/qn                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                4 |             10 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[1][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[1][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                5 |             10 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                4 |             10 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                5 |             10 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                5 |             10 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                5 |             10 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                4 |             10 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/qn                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                5 |             10 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[2][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                5 |             10 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[0][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[2][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                5 |             10 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                5 |             10 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                6 |             10 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                4 |             10 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               10 |             10 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                7 |             10 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                8 |             10 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                9 |             10 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                5 |             11 |         2.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               11 |             11 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               11 |             11 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                6 |             11 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               11 |             11 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                5 |             11 |         2.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                4 |             11 |         2.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               11 |             11 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                6 |             11 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                4 |             11 |         2.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                6 |             11 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               11 |             11 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                6 |             11 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[1][341]_i_1__29_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                2 |             11 |         5.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[1][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                3 |             11 |         3.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                6 |             11 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                6 |             11 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                4 |             11 |         2.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                6 |             11 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                2 |             11 |         5.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                5 |             11 |         2.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                6 |             11 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[1][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[2][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                3 |             11 |         3.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                6 |             11 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               11 |             11 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[0][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               11 |             11 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/qn                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                5 |             11 |         2.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                5 |             11 |         2.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               11 |             11 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               11 |             11 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[2][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                4 |             11 |         2.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/qn                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                4 |             11 |         2.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[1][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[0][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                4 |             11 |         2.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                8 |             11 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               10 |             11 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                7 |             11 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                9 |             11 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                5 |             12 |         2.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                5 |             12 |         2.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                5 |             12 |         2.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[1][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[0][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[1][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[1][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/E[0]                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/E[0]                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                     |                4 |             12 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/E[0]                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                     |                3 |             12 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                     |                                                                                                                                        |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                  |                                                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                  |                                                                                                                                        |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                               |                                                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_6[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               11 |             12 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               10 |             12 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               12 |             12 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_keep_busy_reg[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                7 |             12 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                6 |             13 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               12 |             13 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               13 |             13 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                6 |             13 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                7 |             13 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               12 |             13 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               12 |             13 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               12 |             13 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[0][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                7 |             13 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               13 |             13 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                7 |             13 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                6 |             13 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               13 |             13 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               13 |             13 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               13 |             13 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                7 |             13 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[2][341]_i_1__29_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                7 |             13 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                7 |             13 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axiif_wdata                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                7 |             13 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                6 |             13 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[0][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                7 |             13 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[2][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               13 |             13 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                7 |             13 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               13 |             13 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_dmrplen[15]_i_1_n_0                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                5 |             13 |         2.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                7 |             13 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[1][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                4 |             13 |         3.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               13 |             13 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               10 |             13 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |             13 |         4.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |             13 |         6.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                9 |             13 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                7 |             13 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[2][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                8 |             13 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               12 |             13 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               11 |             13 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               14 |             14 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                6 |             14 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[0][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                6 |             14 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               14 |             14 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               14 |             14 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               14 |             14 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               14 |             14 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[1][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               14 |             14 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               14 |             14 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[0][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                6 |             14 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[1][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               14 |             14 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[0][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               14 |             14 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[2][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                6 |             14 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                7 |             14 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[0][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               13 |             14 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               14 |             14 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               14 |             14 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               12 |             14 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                9 |             14 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                8 |             14 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               10 |             14 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               11 |             14 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               15 |             15 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |                9 |             15 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               15 |             15 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                6 |             15 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[0][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |                8 |             15 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                9 |             15 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[2][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                6 |             15 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                7 |             15 |         2.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               14 |             15 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                8 |             15 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               13 |             15 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |                9 |             15 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                9 |             15 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               14 |             15 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                8 |             15 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                9 |             15 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               14 |             15 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               13 |             15 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[1][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |                9 |             15 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].mux_top_buf/queue[1][341]_i_1__40_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               14 |             15 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               13 |             15 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               15 |             15 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                8 |             15 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               15 |             15 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               14 |             15 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               15 |             15 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                7 |             15 |         2.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               13 |             15 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               13 |             15 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                7 |             15 |         2.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               14 |             15 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               14 |             15 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                9 |             15 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                8 |             15 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               13 |             15 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                8 |             15 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                9 |             15 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                8 |             15 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               13 |             15 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               15 |             15 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               14 |             15 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                7 |             15 |         2.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                9 |             15 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               13 |             15 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               14 |             15 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               13 |             15 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               11 |             15 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               12 |             15 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               14 |             15 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                8 |             15 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               13 |             15 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                6 |             15 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                8 |             15 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               10 |             15 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               13 |             15 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[0][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[1][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[1][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[1][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                6 |             16 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                6 |             16 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[0][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |                5 |             16 |         3.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               16 |             16 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                7 |             16 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[2][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[2][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[0][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                6 |             16 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |                6 |             16 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/qn_reg[1]_0[0]                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                4 |             16 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/E[0]                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |                7 |             16 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/qn_reg[1]_0[0]                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                7 |             16 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[1][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[2][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                7 |             16 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                7 |             16 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               16 |             16 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                   |                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                |                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                   |                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                |                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                6 |             16 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_0                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |             16 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs[0]_i_2_n_0                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |             16 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                        |                1 |             16 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |                7 |             16 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/axiif_dmrp_stat_reg[2]_rep__1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                7 |             16 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               16 |             16 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                7 |             16 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                6 |             16 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[2][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               16 |             16 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                7 |             16 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               13 |             16 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               14 |             16 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               11 |             16 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               12 |             16 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               15 |             16 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[2][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               10 |             17 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                9 |             17 |         1.89 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               10 |             17 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               15 |             17 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               15 |             17 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               11 |             17 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               15 |             17 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |                3 |             17 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               16 |             17 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |                8 |             17 |         2.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                7 |             17 |         2.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[1][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                8 |             17 |         2.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |                8 |             17 |         2.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               11 |             17 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                9 |             17 |         1.89 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |                3 |             17 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                6 |             17 |         2.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               15 |             17 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               16 |             17 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[2][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               11 |             17 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               10 |             17 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                      |                5 |             17 |         3.40 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                      |                                                                                                                                        |                8 |             17 |         2.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               16 |             17 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |                9 |             17 |         1.89 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |                4 |             17 |         4.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               17 |             17 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               17 |             17 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               11 |             17 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               11 |             17 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               15 |             17 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |                5 |             17 |         3.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               11 |             17 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                      |                6 |             17 |         2.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               14 |             17 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[0][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               12 |             17 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               10 |             17 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue[1][341]_i_1__35_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               13 |             17 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               17 |             18 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               17 |             18 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |                6 |             18 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |                8 |             18 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[0][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                9 |             18 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |                3 |             18 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               18 |             18 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[0][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               17 |             18 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               17 |             18 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               17 |             18 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |                8 |             18 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                7 |             18 |         2.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                9 |             18 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                9 |             18 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |                9 |             18 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |                3 |             18 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_0[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[2][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[1][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |                9 |             18 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/M00_ARESETN[0]                                                                     |                6 |             18 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               17 |             18 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               17 |             18 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                8 |             18 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                9 |             18 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                9 |             18 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                9 |             18 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |                8 |             18 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                7 |             18 |         2.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |                7 |             18 |         2.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               17 |             18 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                8 |             18 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |                9 |             18 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/FSM_onehot_cmd_reg[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[0][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[2][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[1][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |                7 |             18 |         2.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                8 |             18 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               17 |             18 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[0][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |                9 |             18 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               13 |             18 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                8 |             18 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                8 |             18 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[1][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[0][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[1][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               10 |             18 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               16 |             18 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[0][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               12 |             18 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               11 |             18 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                9 |             18 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               15 |             18 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               14 |             18 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                7 |             19 |         2.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_dmrptop[31]_i_1_n_0                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               11 |             19 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               14 |             19 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               11 |             19 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                7 |             19 |         2.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               17 |             19 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               15 |             19 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               16 |             19 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               12 |             19 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               12 |             19 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               13 |             19 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |                5 |             19 |         3.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |                4 |             19 |         4.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               14 |             19 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               13 |             19 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               16 |             19 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               14 |             19 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               19 |             19 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               17 |             19 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               15 |             19 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[0][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               14 |             19 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               13 |             19 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               12 |             19 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               15 |             19 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               15 |             19 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               16 |             19 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               14 |             19 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               12 |             19 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |               15 |             19 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                7 |             19 |         2.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               17 |             19 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               18 |             19 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               16 |             19 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |                5 |             19 |         3.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               15 |             19 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               17 |             19 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               16 |             19 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               13 |             19 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               18 |             19 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               16 |             19 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               11 |             19 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               12 |             19 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |                6 |             19 |         3.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               12 |             19 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               18 |             19 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               15 |             19 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               18 |             19 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               10 |             19 |         1.90 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               13 |             19 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               13 |             19 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               13 |             19 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               17 |             19 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               16 |             19 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               19 |             19 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                8 |             19 |         2.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               18 |             19 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               18 |             19 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               15 |             19 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |                9 |             19 |         2.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               16 |             19 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               16 |             19 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               18 |             19 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               17 |             19 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               15 |             19 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               18 |             19 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               14 |             19 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               15 |             19 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               12 |             19 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               10 |             19 |         1.90 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[2][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |                9 |             19 |         2.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                8 |             19 |         2.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               16 |             19 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               14 |             19 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               14 |             19 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               12 |             19 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                8 |             19 |         2.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                5 |             19 |         3.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               12 |             19 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[2][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[1][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                7 |             20 |         2.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[2][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               10 |             20 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[1][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               13 |             20 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               19 |             20 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               13 |             20 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               13 |             20 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               13 |             20 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               13 |             20 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               19 |             20 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               11 |             20 |         1.82 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[2][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               13 |             20 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               12 |             20 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                7 |             20 |         2.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[2][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               12 |             20 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |                9 |             20 |         2.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               12 |             20 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[0][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               12 |             20 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               19 |             20 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |                8 |             20 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               12 |             20 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                |                                                                                                                                        |                7 |             20 |         2.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               19 |             20 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               12 |             20 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               20 |             20 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               12 |             20 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                8 |             20 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift                                                                             |                                                                                                                                        |                3 |             20 |         6.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               12 |             20 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               12 |             20 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               10 |             20 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               12 |             20 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               18 |             20 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               13 |             20 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |                9 |             20 |         2.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               12 |             20 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               19 |             20 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               13 |             20 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               17 |             20 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               10 |             20 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               14 |             20 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               15 |             20 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[2][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               16 |             20 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               12 |             21 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               12 |             21 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               10 |             21 |         2.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               19 |             21 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               20 |             21 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               17 |             21 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               18 |             21 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               19 |             21 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               15 |             21 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               13 |             21 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               14 |             21 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               14 |             21 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               20 |             21 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               15 |             21 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               15 |             21 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               10 |             21 |         2.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               20 |             21 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               11 |             21 |         1.91 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               14 |             21 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               18 |             21 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               17 |             21 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               11 |             21 |         1.91 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               16 |             21 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               14 |             21 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               17 |             21 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               17 |             21 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                9 |             21 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               16 |             21 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               17 |             21 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               17 |             21 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[0][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               17 |             21 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               21 |             21 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |                9 |             21 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               14 |             21 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               18 |             21 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               18 |             21 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               12 |             21 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               19 |             21 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               16 |             21 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               11 |             21 |         1.91 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |                9 |             21 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/conf0_reg[46][0]                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               10 |             21 |         2.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               21 |             21 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               14 |             21 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               16 |             21 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               11 |             21 |         1.91 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               19 |             21 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               18 |             21 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               19 |             21 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               18 |             21 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/conf0_reg[46]                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               10 |             21 |         2.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               13 |             21 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[1][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               10 |             21 |         2.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               15 |             22 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[1][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               11 |             22 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               14 |             22 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               20 |             22 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axiif_alen                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               13 |             22 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               14 |             22 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               11 |             22 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               21 |             22 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               14 |             22 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               15 |             22 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               13 |             22 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               10 |             22 |         2.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               14 |             22 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               10 |             22 |         2.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               21 |             22 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               12 |             22 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               13 |             22 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               15 |             22 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               20 |             22 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               20 |             22 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               22 |             22 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                6 |             22 |         3.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[2][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               14 |             22 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                8 |             22 |         2.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               20 |             22 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               14 |             22 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               20 |             22 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               21 |             22 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               13 |             22 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               22 |             22 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               20 |             22 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               21 |             22 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               15 |             22 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               13 |             22 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               13 |             22 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               15 |             22 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[0][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               11 |             22 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               15 |             22 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               20 |             22 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               12 |             22 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               21 |             22 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               13 |             22 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               10 |             22 |         2.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               14 |             22 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               20 |             22 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               14 |             22 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[0][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               13 |             22 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[2][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               12 |             22 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               15 |             22 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[1][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               15 |             22 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               21 |             22 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               15 |             22 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               14 |             22 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               20 |             22 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               18 |             22 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               15 |             22 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               19 |             22 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               16 |             22 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               14 |             22 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               14 |             22 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               17 |             22 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               12 |             22 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               13 |             22 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               12 |             22 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               17 |             23 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               21 |             23 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               17 |             23 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               21 |             23 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               15 |             23 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               19 |             23 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               16 |             23 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               16 |             23 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               17 |             23 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               16 |             23 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               20 |             23 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               20 |             23 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               17 |             23 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               19 |             23 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               17 |             23 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               19 |             23 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                        |               10 |             23 |         2.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift                                                          |                                                                                                                                        |                4 |             23 |         5.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[2][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               13 |             23 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               12 |             23 |         1.92 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               17 |             23 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               16 |             23 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               21 |             23 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               19 |             23 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               14 |             23 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               21 |             23 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               17 |             23 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               16 |             23 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               23 |             23 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               15 |             23 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               13 |             23 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               20 |             23 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               21 |             23 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               21 |             23 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               16 |             23 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               17 |             23 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                8 |             23 |         2.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               15 |             23 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               20 |             23 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               15 |             23 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               20 |             23 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               15 |             23 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               19 |             23 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[0][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               18 |             23 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               20 |             23 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               17 |             23 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               19 |             23 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               16 |             24 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               14 |             24 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               16 |             24 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               16 |             24 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               16 |             24 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               14 |             24 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               12 |             24 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               10 |             24 |         2.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               10 |             24 |         2.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               10 |             24 |         2.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               22 |             24 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               15 |             24 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               15 |             24 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               15 |             24 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               15 |             24 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               10 |             24 |         2.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |                8 |             24 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               15 |             24 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               14 |             24 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               23 |             24 |         1.04 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               22 |             24 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               22 |             24 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               16 |             24 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               16 |             24 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               16 |             24 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue[1][341]_i_1__35_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               14 |             24 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               24 |             24 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[2][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               22 |             24 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               15 |             24 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               16 |             24 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               21 |             24 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               20 |             24 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               22 |             24 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               16 |             24 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/swbd_aresetn[0]                                                                     |                8 |             24 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               14 |             24 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               17 |             24 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               18 |             24 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               15 |             24 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               19 |             24 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               22 |             25 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[1][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               20 |             25 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               13 |             25 |         1.92 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               19 |             25 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               19 |             25 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               13 |             25 |         1.92 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               19 |             25 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               21 |             25 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[1][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               19 |             25 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               25 |             25 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               18 |             25 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               21 |             25 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               13 |             25 |         1.92 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               23 |             25 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               23 |             25 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               18 |             25 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               19 |             25 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             25 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               18 |             25 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               20 |             25 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               19 |             25 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               15 |             25 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               18 |             25 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               16 |             25 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[0][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               16 |             25 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[0][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               19 |             25 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               19 |             25 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[1][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               13 |             25 |         1.92 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[1][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               10 |             25 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               14 |             25 |         1.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               20 |             25 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               20 |             25 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               22 |             25 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               18 |             25 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               13 |             25 |         1.92 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               16 |             25 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               20 |             25 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               15 |             25 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               14 |             25 |         1.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               23 |             25 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               18 |             25 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               25 |             25 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               21 |             25 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               25 |             25 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               18 |             25 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               22 |             25 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               18 |             25 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[1][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               16 |             25 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               18 |             25 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[2][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               15 |             25 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               22 |             25 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               17 |             25 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               24 |             25 |         1.04 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               20 |             25 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               21 |             25 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               23 |             26 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               23 |             26 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               20 |             26 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               20 |             26 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[2][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               15 |             26 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               13 |             26 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               12 |             26 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[0][341]_i_1__29_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[0][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               26 |             26 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               16 |             26 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               17 |             26 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               17 |             26 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               20 |             26 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               20 |             26 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               13 |             26 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               26 |             26 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               24 |             26 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               17 |             26 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               23 |             26 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               18 |             26 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               14 |             26 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               15 |             26 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               23 |             26 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               18 |             26 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               18 |             26 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               18 |             26 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               17 |             26 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               20 |             26 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               15 |             26 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               24 |             26 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               23 |             26 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               16 |             26 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[2][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               24 |             26 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               16 |             26 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               24 |             26 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               12 |             26 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               16 |             26 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               20 |             26 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[1][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               18 |             26 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               15 |             26 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               13 |             26 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               13 |             26 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               18 |             26 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               20 |             26 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               17 |             26 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               18 |             26 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               12 |             26 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               17 |             26 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               16 |             26 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               16 |             26 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               17 |             26 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               19 |             26 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               14 |             26 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               22 |             26 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               20 |             26 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               24 |             26 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               17 |             26 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               20 |             26 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               23 |             26 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               23 |             26 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[2][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               14 |             26 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[2][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               11 |             26 |         2.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               17 |             26 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               16 |             26 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               17 |             26 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               23 |             26 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               24 |             26 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               18 |             26 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               15 |             26 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               21 |             26 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               20 |             26 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[0][255]_i_1__33_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               14 |             26 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[1][255]_i_1__32_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               14 |             26 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               18 |             26 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               12 |             26 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               16 |             26 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               17 |             26 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               13 |             26 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               19 |             27 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               24 |             27 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               15 |             27 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               23 |             27 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               23 |             27 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               24 |             27 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               21 |             27 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               20 |             27 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               25 |             27 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               19 |             27 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               23 |             27 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               18 |             27 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               24 |             27 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               19 |             27 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               20 |             27 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               24 |             27 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               17 |             27 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               21 |             27 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               16 |             27 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               17 |             27 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               21 |             27 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               24 |             27 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               25 |             27 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               20 |             27 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               13 |             27 |         2.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               16 |             27 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               19 |             27 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               24 |             27 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               23 |             27 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               23 |             27 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               17 |             27 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               18 |             27 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               10 |             27 |         2.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               19 |             27 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               10 |             27 |         2.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               17 |             27 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               26 |             27 |         1.04 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[1][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               15 |             27 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[2][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               12 |             27 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               17 |             27 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               21 |             27 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               21 |             27 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               21 |             27 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               23 |             27 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               18 |             27 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_adtr[30]_i_1_n_0                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               10 |             27 |         2.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               11 |             27 |         2.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               10 |             27 |         2.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               17 |             27 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               15 |             27 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               16 |             27 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               25 |             27 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               23 |             27 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               24 |             27 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               16 |             27 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               15 |             27 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               19 |             27 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[1][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               13 |             27 |         2.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               20 |             27 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               15 |             27 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               19 |             27 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               19 |             27 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               19 |             27 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               23 |             27 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               21 |             27 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               19 |             27 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               21 |             27 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[1][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               21 |             27 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               21 |             27 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[1][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               16 |             27 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               24 |             27 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[0][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               21 |             27 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               17 |             27 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               22 |             27 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               20 |             27 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               20 |             27 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               27 |             28 |         1.04 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               25 |             28 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               25 |             28 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               18 |             28 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               25 |             28 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               10 |             28 |         2.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               26 |             28 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             28 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               18 |             28 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               15 |             28 |         1.87 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               25 |             28 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[2][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               16 |             28 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               25 |             28 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               16 |             28 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               25 |             28 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               16 |             28 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               18 |             28 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               25 |             28 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               27 |             28 |         1.04 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               26 |             28 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               25 |             28 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               27 |             28 |         1.04 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               18 |             28 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               25 |             28 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               25 |             28 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               10 |             28 |         2.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               15 |             28 |         1.87 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               27 |             28 |         1.04 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               10 |             28 |         2.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               11 |             28 |         2.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               11 |             28 |         2.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[0][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               17 |             28 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[1][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               16 |             28 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               18 |             28 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               22 |             28 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               17 |             28 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               18 |             28 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               25 |             28 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               24 |             28 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               20 |             28 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               23 |             28 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               21 |             28 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[2][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               19 |             28 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               26 |             29 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[0][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                8 |             29 |         3.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               25 |             29 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               11 |             29 |         2.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               24 |             29 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               11 |             29 |         2.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               15 |             29 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               24 |             29 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               12 |             29 |         2.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               20 |             29 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_6[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               26 |             29 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               24 |             29 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               21 |             29 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                9 |             29 |         3.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               24 |             29 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               11 |             29 |         2.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               11 |             29 |         2.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               25 |             29 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               28 |             29 |         1.04 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               25 |             29 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               15 |             29 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               24 |             29 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               21 |             29 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               26 |             29 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               21 |             29 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               21 |             29 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               21 |             29 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               12 |             29 |         2.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               20 |             29 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               25 |             29 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               12 |             29 |         2.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               20 |             29 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               12 |             29 |         2.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |                8 |             29 |         3.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               20 |             29 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               26 |             29 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               15 |             29 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               12 |             29 |         2.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               12 |             29 |         2.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               15 |             29 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               25 |             29 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               15 |             29 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[0][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               21 |             29 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               21 |             29 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[2][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               12 |             29 |         2.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               24 |             29 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               15 |             29 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               24 |             29 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               15 |             29 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               11 |             29 |         2.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               15 |             29 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             29 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               24 |             29 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               26 |             29 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               24 |             29 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[2][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               15 |             29 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               24 |             29 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               24 |             29 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               16 |             29 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               25 |             29 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               20 |             29 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[1][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               20 |             29 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               17 |             29 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               19 |             29 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               22 |             29 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               26 |             29 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |                9 |             29 |         3.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_0[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               14 |             29 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_1[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               15 |             29 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               21 |             29 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               23 |             29 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_2[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               18 |             29 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_2[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               13 |             29 |         2.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               11 |             29 |         2.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               19 |             30 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             30 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               19 |             30 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               19 |             30 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               18 |             30 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               28 |             30 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               18 |             30 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               17 |             30 |         1.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               28 |             30 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             30 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               19 |             30 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               28 |             30 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[2][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               18 |             30 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               19 |             30 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               28 |             30 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               29 |             30 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[1][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               18 |             30 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[1][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               12 |             30 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               18 |             30 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               29 |             30 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[0][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               17 |             30 |         1.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               19 |             30 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               19 |             30 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               18 |             30 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               25 |             30 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               16 |             30 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               18 |             30 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               19 |             30 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[1][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               27 |             30 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               20 |             30 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               18 |             30 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[2][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               21 |             30 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               23 |             30 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               22 |             30 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               18 |             30 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               26 |             30 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               24 |             30 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               27 |             31 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               15 |             31 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               27 |             31 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               21 |             31 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               21 |             31 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               29 |             31 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               20 |             31 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               19 |             31 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               27 |             31 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               20 |             31 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/E[0]                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               15 |             31 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               19 |             31 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               26 |             31 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               19 |             31 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               18 |             31 |         1.72 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                      |                                                                                                                                        |               14 |             31 |         2.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               26 |             31 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               26 |             31 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               26 |             31 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               21 |             31 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               20 |             31 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[0][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               21 |             31 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               27 |             31 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               21 |             31 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               27 |             31 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[2][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               20 |             31 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               21 |             31 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[0][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               27 |             31 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               19 |             31 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               21 |             31 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               19 |             31 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               21 |             31 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               26 |             31 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               26 |             31 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               27 |             31 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               20 |             31 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               21 |             31 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               19 |             31 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               27 |             31 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               26 |             31 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               29 |             31 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               27 |             31 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               19 |             31 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               20 |             31 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               21 |             31 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               21 |             31 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               28 |             31 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               17 |             31 |         1.82 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               27 |             31 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               22 |             31 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             31 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               23 |             31 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[2][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               15 |             31 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             31 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               20 |             31 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               15 |             31 |         2.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               24 |             31 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[29]_4[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               16 |             32 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               17 |             32 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               16 |             32 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[1][341]_i_1__4_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               16 |             32 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               32 |             32 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               17 |             32 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               17 |             32 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[959]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[703]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               17 |             32 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[0][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[191]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[447]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               17 |             32 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               16 |             32 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               17 |             32 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               16 |             32 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[159]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               17 |             32 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               17 |             32 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               17 |             32 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               17 |             32 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               31 |             32 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[799]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_1[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/FSM_onehot_cmd_reg[1]_0[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[31]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[287]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/bb0[543]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[63]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[127]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/FSM_onehot_cmd_reg[1][0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[0][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[767]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[895]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[863]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[831]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[735]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[703]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[671]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[639]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[607]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[575]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[511]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[447]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[415]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[383]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[351]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[319]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[95]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[63]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[31]                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               29 |             32 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[127]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[927]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[1023]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[991]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/bb0[959]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[735]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_1[4]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_1[2]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/FSM_onehot_cmd_reg[1][2]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[1023]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               30 |             32 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[991]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[927]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[895]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[863]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[831]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[799]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[767]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[671]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[639]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[607]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[575]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[543]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[511]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[479]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[415]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[383]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[351]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[287]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[255]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[319]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[223]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[159]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1][1]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1][3]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1][4]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1][5]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1][6]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[6]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1][7]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_0[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[1]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               28 |             32 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               20 |             32 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[479]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[3]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[5]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[7]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/FSM_onehot_cmd_reg[1]_1[6]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[255]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[223]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[191]                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               22 |             32 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/bb0[95]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               26 |             32 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               21 |             32 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               25 |             32 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/tr_reg[29]_0[7]                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               24 |             32 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               27 |             32 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               23 |             32 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[0][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               20 |             33 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               29 |             33 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[1][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               28 |             33 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[1][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               22 |             33 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[2][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               20 |             33 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[1][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               19 |             33 |         1.74 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[0][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               23 |             33 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[2][341]_i_1__29_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               25 |             33 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].mux_top_buf/queue[1][341]_i_1__40_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               23 |             33 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               20 |             33 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               28 |             33 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               29 |             33 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               32 |             33 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               18 |             34 |         1.89 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               26 |             34 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               16 |             34 |         2.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[1][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               20 |             34 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               25 |             34 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue[1][341]_i_1__34_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               19 |             34 |         1.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               30 |             35 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[2][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               28 |             35 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               33 |             35 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               30 |             35 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[2][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               27 |             35 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               26 |             35 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               26 |             35 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               27 |             35 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[0][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               27 |             36 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               35 |             36 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[2][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               22 |             36 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN                                                                              |               15 |             36 |         2.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[1][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               22 |             36 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               31 |             36 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               25 |             36 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               34 |             36 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               30 |             36 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               20 |             36 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               29 |             36 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               30 |             36 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               26 |             36 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               28 |             37 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               27 |             37 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               30 |             37 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[2][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               34 |             37 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               26 |             37 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               29 |             37 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               22 |             37 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               26 |             37 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[1][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               27 |             37 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               33 |             38 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               38 |             38 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[0][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               27 |             38 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue[0][341]_i_1__19_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               30 |             38 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_7[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               24 |             38 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               21 |             38 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               30 |             38 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               29 |             38 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               20 |             38 |         1.90 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               29 |             38 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               39 |             39 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[2][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               26 |             39 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               30 |             39 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[0][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               28 |             39 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[2][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               25 |             39 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               33 |             39 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               22 |             39 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[0][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               23 |             40 |         1.74 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[1][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               29 |             40 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[0][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               32 |             40 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               33 |             40 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[0][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               33 |             40 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               36 |             40 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[0][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               35 |             40 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_4[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               30 |             40 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               39 |             40 |         1.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               35 |             40 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[2][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               16 |             40 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[2][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               24 |             40 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               33 |             41 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[1][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               32 |             41 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               20 |             41 |         2.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[2][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               20 |             41 |         2.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               22 |             42 |         1.91 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               22 |             42 |         1.91 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[0][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               34 |             42 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               36 |             42 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[1][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               34 |             42 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               30 |             42 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               31 |             42 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               17 |             42 |         2.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               40 |             42 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               29 |             43 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               35 |             43 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               24 |             43 |         1.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[0][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               27 |             43 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               38 |             43 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[1][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               30 |             43 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               33 |             43 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               40 |             43 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               41 |             43 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].mux_top_buf/queue[1][341]_i_1__37_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               32 |             43 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               40 |             43 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               37 |             43 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[2][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               21 |             43 |         2.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               35 |             44 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               38 |             44 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               29 |             44 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[2][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               30 |             44 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               31 |             44 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               35 |             44 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[2][255]_i_1__31_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               20 |             44 |         2.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/p_0_in                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               25 |             44 |         1.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[1][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               28 |             44 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[2][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               24 |             44 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               25 |             45 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               31 |             45 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[0][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               32 |             45 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               30 |             45 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[0][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               35 |             45 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               35 |             45 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[0][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               35 |             45 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               36 |             45 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               26 |             46 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               32 |             46 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[1][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               40 |             46 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               38 |             46 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               30 |             46 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[2][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               28 |             46 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               46 |             47 |         1.02 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               31 |             47 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               39 |             47 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[2][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               38 |             47 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               30 |             47 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[1][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               26 |             47 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               36 |             47 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               44 |             48 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               27 |             48 |         1.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               35 |             48 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               34 |             48 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[1][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               36 |             48 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[1][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               31 |             48 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axiif_keep_size                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               23 |             48 |         2.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[2][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               40 |             48 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[0][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               37 |             48 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[1][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               43 |             48 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[1][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               30 |             49 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               42 |             49 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               38 |             49 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               40 |             49 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[1][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               37 |             49 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               36 |             50 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[0][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               35 |             50 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[1][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               42 |             50 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[0][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               25 |             50 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               32 |             50 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               46 |             50 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[0][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               38 |             50 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               43 |             50 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               42 |             50 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               31 |             51 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[2][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               37 |             51 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               50 |             51 |         1.02 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               44 |             51 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[2][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               37 |             51 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[2][341]_i_1__4_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               36 |             51 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               40 |             52 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue[0][341]_i_1__40_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               28 |             52 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[1][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               37 |             52 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[0][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               33 |             52 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[2][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               30 |             52 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[0][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               40 |             52 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               48 |             52 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               29 |             52 |         1.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               35 |             52 |         1.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               32 |             52 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[0][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               39 |             53 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               46 |             53 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[2][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               32 |             53 |         1.66 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[0][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               42 |             53 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               36 |             53 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               37 |             53 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[2][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               39 |             53 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               52 |             53 |         1.02 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[1][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               38 |             53 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[2][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               38 |             53 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               41 |             54 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[1][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               29 |             54 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[0][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               39 |             54 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               35 |             54 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[2][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               46 |             54 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               37 |             54 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               46 |             55 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               29 |             55 |         1.90 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               51 |             55 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[2][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               44 |             55 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[0][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               43 |             55 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               35 |             55 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[0][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               37 |             55 |         1.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].mux_top_buf/queue[1][341]_i_1__39_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               33 |             56 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               46 |             56 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               34 |             56 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               52 |             56 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               45 |             56 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].mux_top_buf/queue[1][341]_i_1__40_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               28 |             56 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_2[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               30 |             56 |         1.87 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               42 |             56 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               48 |             56 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[1][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               34 |             57 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               47 |             57 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[0][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               47 |             57 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               45 |             57 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue[0][341]_i_1__19_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               40 |             57 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[0][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               34 |             57 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               46 |             57 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |               19 |             58 |         3.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[2][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               33 |             58 |         1.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[1][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               46 |             58 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               46 |             59 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[1][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               36 |             59 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue[1][341]_i_1__19_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               43 |             59 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[0][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               32 |             59 |         1.84 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue[2][341]_i_1__19_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               40 |             59 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[1][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               44 |             59 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               48 |             59 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               39 |             59 |         1.51 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[2][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               28 |             59 |         2.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               32 |             59 |         1.84 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               35 |             59 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               52 |             59 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[1][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               40 |             59 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               38 |             59 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[2][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               44 |             59 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               41 |             59 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               38 |             59 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               52 |             59 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               47 |             60 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[2][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               38 |             60 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[0][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               31 |             60 |         1.94 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               52 |             60 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[2][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               51 |             60 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               51 |             60 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[1][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               47 |             60 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               43 |             60 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue[1][341]_i_1__19_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               46 |             60 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |               10 |             60 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[0][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               32 |             60 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               52 |             60 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[1][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               30 |             61 |         2.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[0][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               36 |             61 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               38 |             61 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[1][341]_i_1__31_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               31 |             61 |         1.97 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[0][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               32 |             61 |         1.91 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               42 |             61 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               41 |             61 |         1.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               44 |             61 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[1][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               39 |             61 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[2][341]_i_1__31_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               43 |             62 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               51 |             62 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[2][341]_i_1__4_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               31 |             62 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               37 |             62 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[1][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               44 |             62 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               54 |             62 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               52 |             62 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[2][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               42 |             62 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[1][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               38 |             62 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__31_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               31 |             62 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               55 |             63 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               30 |             63 |         2.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[2][255]_i_1__31_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               37 |             63 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_38                                                                     |               25 |             64 |         2.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_56                                                                     |               25 |             64 |         2.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_55                                                                     |               19 |             64 |         3.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_42                                                                     |               24 |             64 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_51                                                                     |               27 |             64 |         2.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_54                                                                     |               27 |             64 |         2.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_53                                                                     |               25 |             64 |         2.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_52                                                                     |               25 |             64 |         2.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_41                                                                     |               23 |             64 |         2.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_39                                                                     |               28 |             64 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_36                                                                     |               25 |             64 |         2.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_48                                                                     |               31 |             64 |         2.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_44                                                                     |               23 |             64 |         2.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               37 |             64 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/axiif_srw_reg[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               29 |             64 |         2.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               51 |             64 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_43                                                                     |               25 |             64 |         2.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               44 |             64 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               42 |             64 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_46                                                                     |               23 |             64 |         2.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_47                                                                     |               25 |             64 |         2.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_40                                                                     |               23 |             64 |         2.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_49                                                                     |               29 |             64 |         2.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_50                                                                     |               30 |             64 |         2.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_45                                                                     |               28 |             64 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_58                                                                     |               30 |             64 |         2.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_57                                                                     |               25 |             64 |         2.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               43 |             64 |         1.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_35                                                                     |               28 |             64 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_37                                                                     |               29 |             64 |         2.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[2][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               50 |             64 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_34                                                                     |               24 |             64 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_29                                                                     |               26 |             64 |         2.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_32                                                                     |               26 |             64 |         2.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               42 |             64 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue[2][341]_i_1__19_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               45 |             64 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               49 |             64 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[1][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               34 |             64 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               40 |             64 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_33                                                                     |               27 |             64 |         2.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_31                                                                     |               30 |             64 |         2.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[1][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               37 |             64 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[1][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               56 |             64 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               54 |             64 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_30                                                                     |               19 |             64 |         3.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               43 |             64 |         1.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               40 |             65 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               45 |             65 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               54 |             65 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               50 |             65 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |               49 |             65 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[2][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               40 |             65 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               39 |             65 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               43 |             65 |         1.51 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[0][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               43 |             65 |         1.51 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               40 |             65 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_0[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               43 |             65 |         1.51 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[1][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               46 |             65 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               42 |             66 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[0][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               48 |             66 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               54 |             66 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/qn_reg[1]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               47 |             66 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               41 |             66 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               48 |             66 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               49 |             67 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               57 |             67 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[2][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               50 |             67 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               52 |             67 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_6[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               47 |             67 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[2][255]_i_1__31_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               35 |             67 |         1.91 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               41 |             67 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               50 |             67 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               46 |             67 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               29 |             68 |         2.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               43 |             68 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               56 |             68 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[0][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               56 |             68 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               56 |             68 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[1][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               57 |             68 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[0][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               57 |             69 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               62 |             69 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               64 |             69 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[2][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               42 |             69 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               44 |             69 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |               48 |             69 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[1][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               32 |             69 |         2.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[2][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               38 |             69 |         1.82 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[2][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               51 |             69 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               66 |             70 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               49 |             70 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[1][341]_i_1__12_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               40 |             70 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[0][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               59 |             70 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |               53 |             70 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[1][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               51 |             70 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               66 |             71 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               43 |             71 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               44 |             71 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               55 |             71 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue[1][341]_i_1__35_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               46 |             71 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[2][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               58 |             72 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[2][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               43 |             72 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               37 |             72 |         1.95 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               55 |             72 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               65 |             72 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               50 |             72 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[2][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               57 |             72 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[1][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               46 |             72 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               57 |             72 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               60 |             72 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               51 |             73 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[1][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |               60 |             73 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[1][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               47 |             73 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               58 |             73 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[2][341]_i_1__12_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               43 |             73 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               53 |             73 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[2][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               50 |             74 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[1][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               55 |             74 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               62 |             74 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[2][255]_i_1__31_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               47 |             74 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               64 |             74 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               57 |             74 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[1][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               56 |             74 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |               55 |             74 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               47 |             75 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[0][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               53 |             75 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2                                                                            |               64 |             75 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               52 |             75 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[2][341]_i_1__31_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               47 |             75 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               58 |             76 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[0][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               53 |             76 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[0][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               65 |             76 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               70 |             76 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               53 |             76 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               59 |             77 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1133]_i_1_n_0                                                                            |                                                                                                                                        |               43 |             77 |         1.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1104]_i_1_n_0                                                                             |                                                                                                                                        |               41 |             77 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               56 |             77 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               53 |             77 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[2][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               52 |             77 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[0][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               53 |             77 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               66 |             78 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               58 |             78 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[2][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               44 |             78 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               44 |             78 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[2][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               42 |             78 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               68 |             78 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               53 |             78 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[2][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               45 |             78 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               52 |             79 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               64 |             79 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               54 |             79 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[2][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               47 |             79 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               69 |             80 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[1][255]_i_1__32_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               49 |             80 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[0][255]_i_1__33_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               50 |             80 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               68 |             80 |         1.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[0][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               57 |             80 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[0][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               58 |             80 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[0][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               51 |             80 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               72 |             80 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               41 |             80 |         1.95 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |               73 |             81 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               70 |             81 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[1][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               49 |             81 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               58 |             81 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/queue[0][341]_i_1__17_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               43 |             81 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[2][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               39 |             81 |         2.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[1][341]_i_1__4_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               53 |             81 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               53 |             82 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[2][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               57 |             82 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               68 |             82 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               55 |             82 |         1.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               50 |             82 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               58 |             82 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               47 |             82 |         1.74 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[1][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               69 |             82 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               61 |             83 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               50 |             83 |         1.66 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[1][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               43 |             83 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue[0][341]_i_1__40_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               46 |             83 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[2][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               52 |             84 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               59 |             84 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[1][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               57 |             84 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               63 |             84 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |               75 |             84 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[2][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               68 |             84 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[1][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               67 |             84 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[0][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               59 |             84 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               51 |             84 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[0][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               66 |             84 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[0][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               63 |             84 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[1][341]_i_1__24_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               61 |             85 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               58 |             85 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[0][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               70 |             85 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               69 |             86 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               69 |             86 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[1][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               59 |             87 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               70 |             87 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               83 |             87 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1133]_i_1__0_n_0                                                                         |                                                                                                                                        |               34 |             88 |         2.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1104]_i_1__0_n_0                                                                          |                                                                                                                                        |               39 |             88 |         2.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[0][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               68 |             88 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               76 |             88 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               67 |             89 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               67 |             89 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/queue[1][341]_i_1__17_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               42 |             89 |         2.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               68 |             89 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[0][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |               67 |             89 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[0][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               68 |             89 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               82 |             90 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               54 |             90 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[2][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               46 |             91 |         1.98 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               56 |             91 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[2][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               70 |             91 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_86                                                                           |               76 |             91 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[2][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               48 |             91 |         1.90 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               66 |             91 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |               74 |             92 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[2][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               58 |             92 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               70 |             92 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[1][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               54 |             92 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[2][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               66 |             92 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |               57 |             93 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               69 |             93 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[1][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               68 |             93 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               72 |             93 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               62 |             94 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[2][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               74 |             94 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               60 |             94 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               84 |             94 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |               72 |             94 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               68 |             94 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               58 |             94 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               71 |             94 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               80 |             94 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               79 |             94 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               80 |             95 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[0][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               59 |             95 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               58 |             95 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1133]_i_1__0_n_0                                                                                                              |                                                                                                                                        |               41 |             95 |         2.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               81 |             95 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |               68 |             95 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[1][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               75 |             96 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               84 |             96 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               80 |             96 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                        |                6 |             96 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               56 |             96 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[0][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               67 |             97 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               76 |             98 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[1][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               52 |             98 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               78 |             98 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/queue[1][341]_i_1__36_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               81 |             98 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               74 |             98 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue[1][341]_i_1__16_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               70 |             99 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               63 |             99 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_13                                                                           |               81 |             99 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               63 |             99 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[2][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               53 |            100 |         1.89 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |               90 |            100 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               56 |            101 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               84 |            101 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               64 |            101 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               70 |            101 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_5[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               86 |            101 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |               69 |            102 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               78 |            102 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[0][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               59 |            102 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               75 |            102 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1133]_i_1_n_0                                                                                                                 |                                                                                                                                        |               37 |            102 |         2.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[2][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               61 |            102 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               54 |            102 |         1.89 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/queue[0][341]_i_1__26_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               55 |            103 |         1.87 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[1][341]_i_1__29_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               57 |            103 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/queue[2][341]_i_1__15_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               82 |            103 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               77 |            104 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               67 |            104 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[0][341]_i_1__6_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               64 |            105 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |               76 |            105 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |               82 |            105 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               76 |            105 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               96 |            106 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[0][341]_i_1__12_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               65 |            106 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |               65 |            106 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[0][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               60 |            106 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |               64 |            107 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               80 |            107 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_26                                                                           |               90 |            108 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/p_0_in                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               58 |            108 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[1][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               56 |            108 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |               54 |            108 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               75 |            109 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |              101 |            109 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[0][341]_i_1__29_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               64 |            109 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               78 |            109 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               67 |            109 |         1.63 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axiif_wdata                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               36 |            109 |         3.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |              102 |            109 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[0][341]_i_1__13_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               73 |            109 |         1.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |               68 |            109 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |              105 |            110 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[0][341]_i_1__4_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |               70 |            110 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               82 |            110 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[1][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               55 |            110 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[0][341]_i_1__22_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               59 |            110 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |               86 |            111 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |              100 |            111 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[0][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               69 |            111 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               81 |            111 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               57 |            111 |         1.95 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               73 |            112 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               75 |            112 |         1.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                        |                7 |            112 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |               91 |            112 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               60 |            113 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[0][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               60 |            113 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[1][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               60 |            113 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               70 |            113 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               80 |            114 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               94 |            114 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |              107 |            114 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               63 |            114 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[2][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               65 |            114 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               76 |            115 |         1.51 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[2][341]_i_1__2_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               60 |            115 |         1.92 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |               79 |            115 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               73 |            115 |         1.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[2][341]_i_1__31_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               64 |            115 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |               92 |            116 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |               64 |            116 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[1][341]_i_1__32_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               70 |            116 |         1.66 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_63                                                                           |               68 |            116 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               89 |            116 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               87 |            116 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               85 |            116 |         1.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |               97 |            117 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[2][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               64 |            117 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |              103 |            117 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               84 |            117 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               82 |            118 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].mux_top_buf/queue[1][341]_i_1__37_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               65 |            118 |         1.82 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |              105 |            118 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[0][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               70 |            118 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |               74 |            119 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_4[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |               69 |            119 |         1.72 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue[1][341]_i_1__10_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |               66 |            119 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |               90 |            119 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_3[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               67 |            120 |         1.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               83 |            120 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |               84 |            120 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |              113 |            120 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |              107 |            120 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[0][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               78 |            120 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               93 |            121 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[0][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |               66 |            121 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |               87 |            122 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               83 |            122 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[2][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |               74 |            122 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[1][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               69 |            122 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/queue[2][341]_i_1__25_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |               72 |            123 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |              106 |            123 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               65 |            123 |         1.89 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               93 |            123 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |              110 |            123 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_7[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               93 |            123 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/queue[2][341]_i_1__17_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               45 |            123 |         2.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |              109 |            125 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[0][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               80 |            125 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |               85 |            126 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               72 |            126 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/queue[1][341]_i_1__18_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |               78 |            126 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[1][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               66 |            126 |         1.91 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               89 |            126 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[1][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               81 |            126 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |              117 |            127 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |              109 |            127 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |              116 |            127 |         1.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               74 |            128 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |              100 |            128 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |               80 |            128 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               75 |            128 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               78 |            128 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[2][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |               66 |            129 |         1.95 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |               56 |            130 |         2.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/push                                                        |                                                                                                                                        |               26 |            130 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |              109 |            130 |         1.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/PS9_inst[0]                                                              |                                                                                                                                        |               26 |            130 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |              102 |            130 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                           |                                                                                                                                        |               49 |            130 |         2.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |               90 |            131 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               92 |            131 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[1][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               84 |            131 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |              103 |            132 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |               82 |            132 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |               76 |            133 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               81 |            134 |         1.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |               97 |            134 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |              105 |            134 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[0][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               92 |            134 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |              125 |            134 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               97 |            135 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].mux_top_buf/queue[1][341]_i_1__38_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |               71 |            135 |         1.90 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               98 |            135 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                        |                                                                                                                                        |               48 |            135 |         2.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[0][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               91 |            136 |         1.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue[2][341]_i_1__28_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               82 |            137 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[2][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |              100 |            137 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               98 |            137 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               96 |            137 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[0][255]_i_1__33_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               85 |            138 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[2][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |               95 |            138 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |               53 |            138 |         2.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[2][341]_i_1__14_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |               80 |            138 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               90 |            139 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               87 |            139 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[1][255]_i_1__32_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               82 |            139 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[2][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |               49 |            140 |         2.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |              102 |            141 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |               93 |            141 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               91 |            142 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |              133 |            142 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue[1][341]_i_1__34_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |               97 |            142 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[0][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |               90 |            143 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |               95 |            143 |         1.51 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |              128 |            143 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |               93 |            143 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |              110 |            144 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |               98 |            144 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_90                                                                           |              124 |            144 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                      |                                                                                                                                        |               36 |            144 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                           |                                                                                                                                        |               22 |            144 |         6.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                     |                                                                                                                                        |               31 |            144 |         4.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue[1][341]_i_1__34_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               82 |            144 |         1.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |              129 |            144 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                              |                                                                                                                                        |               23 |            145 |         6.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |              103 |            145 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |              102 |            146 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |              130 |            146 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |               91 |            147 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[2][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |              104 |            147 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |               92 |            147 |         1.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               83 |            147 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |               96 |            148 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |              103 |            148 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               84 |            148 |         1.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |               78 |            149 |         1.91 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |              109 |            150 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[1][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |              103 |            150 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].mux_top_buf/queue[1][341]_i_1__37_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               82 |            150 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[1][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |              112 |            150 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/p_0_in                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |              104 |            150 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |              116 |            151 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |              117 |            151 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_4[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_29                                                                           |               86 |            151 |         1.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |               86 |            151 |         1.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[2][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |              115 |            152 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |              135 |            152 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |              116 |            152 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |              104 |            153 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |              108 |            153 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |              117 |            153 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |               96 |            153 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |              104 |            154 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |               98 |            154 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[1][341]_i_1__1_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |              103 |            154 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |              103 |            154 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_80                                                                           |              111 |            155 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |              103 |            155 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_82                                                                     |               89 |            156 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_70                                                                     |               80 |            156 |         1.95 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |              104 |            156 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_71                                                                     |               92 |            156 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_72                                                                     |               89 |            156 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_61                                                                     |              103 |            156 |         1.51 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_73                                                                     |               79 |            156 |         1.97 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_74                                                                     |               81 |            156 |         1.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_75                                                                     |               87 |            156 |         1.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |              126 |            156 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_76                                                                     |               77 |            156 |         2.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_77                                                                     |               80 |            156 |         1.95 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_78                                                                     |               87 |            156 |         1.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_80                                                                     |               82 |            156 |         1.90 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_81                                                                     |               86 |            156 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_79                                                                     |               89 |            156 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_83                                                                     |               89 |            156 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_84                                                                     |               90 |            156 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |               89 |            156 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_48                                                                           |               97 |            156 |         1.61 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_85                                                                     |               86 |            156 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |              104 |            156 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_86                                                                     |               84 |            156 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_87                                                                     |               93 |            156 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_92                                                                     |               93 |            156 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_88                                                                     |               93 |            156 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_89                                                                     |               93 |            156 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_91                                                                     |              100 |            156 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_90                                                                     |               89 |            156 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_69                                                                     |               79 |            156 |         1.97 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_62                                                                     |              102 |            156 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_63                                                                     |               84 |            156 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_68                                                                     |               79 |            156 |         1.97 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_67                                                                     |               88 |            156 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_64                                                                     |               89 |            156 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_65                                                                     |               96 |            156 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_66                                                                     |               75 |            156 |         2.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[1][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |              113 |            157 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |              113 |            157 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[2][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               87 |            158 |         1.82 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[1][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |              111 |            158 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[1][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |              103 |            158 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[1][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |              122 |            158 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_39                                                                           |              129 |            158 |         1.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |              115 |            159 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_7[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_66                                                                           |               94 |            159 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |              113 |            159 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |              105 |            160 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |              104 |            161 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_54                                                                           |              154 |            162 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_8                                                                            |              154 |            162 |         1.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_7                                                                            |              146 |            162 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[0][341]_i_1_n_0                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |              124 |            163 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |              113 |            163 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_47                                                                           |              126 |            163 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |              118 |            164 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[2][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_36                                                                           |              107 |            164 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |               93 |            165 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[1][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |              107 |            165 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_46                                                                           |              127 |            165 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[2][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |              110 |            165 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[0][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |              111 |            165 |         1.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axiif_wdata                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |               80 |            166 |         2.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |               89 |            167 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |              116 |            169 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |              111 |            169 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |              111 |            170 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[1][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               74 |            170 |         2.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[1][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |              116 |            171 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |              125 |            172 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |               98 |            172 |         1.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |              155 |            173 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |              149 |            173 |         1.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[0][341]_i_1__8_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |              129 |            173 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue[0][341]_i_1__7_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |              123 |            173 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[1][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |              116 |            173 |         1.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue[0][341]_i_1__11_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |              140 |            175 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[2][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |              105 |            175 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                      |                                                                                                                                        |               59 |            175 |         2.97 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |              141 |            175 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |              163 |            176 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue[0][341]_i_1__40_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |              115 |            176 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue[0][341]_i_1__21_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |              117 |            176 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |              122 |            176 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[2][341]_i_1__5_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |              113 |            176 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |              123 |            177 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |              101 |            177 |         1.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |              115 |            177 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |              132 |            178 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |              128 |            178 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               85 |            178 |         2.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |              156 |            179 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |              121 |            179 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |              163 |            180 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |              123 |            180 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/queue[0][341]_i_1__27_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_30                                                                           |              131 |            180 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |              134 |            180 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |              115 |            180 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |              126 |            181 |         1.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_53                                                                           |              124 |            181 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |              129 |            182 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].mux_top_buf/queue[1][341]_i_1__38_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               81 |            182 |         2.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[2][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |              115 |            183 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_71                                                                           |              163 |            183 |         1.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |              141 |            184 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[0][341]_i_1__29_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |              138 |            184 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_65                                                                           |              161 |            184 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |              152 |            184 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |              157 |            184 |         1.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[0][341]_i_1__9_n_0                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |              122 |            185 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               92 |            185 |         2.01 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |              148 |            185 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |              120 |            186 |         1.55 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |              121 |            186 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |              132 |            187 |         1.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |              127 |            187 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_34                                                                           |              163 |            188 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |              112 |            190 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |              139 |            190 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |              159 |            191 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/queue[2][341]_i_1__17_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |              122 |            191 |         1.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[1][341]_i_1__0_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_60                                                                           |              118 |            191 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1                                                                            |              134 |            191 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |              132 |            192 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_67                                                                           |              112 |            193 |         1.72 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_59                                                                           |              140 |            193 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_12                                                                           |              179 |            193 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |              141 |            194 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |              129 |            195 |         1.51 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/qn_reg[0]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |              109 |            196 |         1.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |              162 |            196 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue[2][341]_i_1__19_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |              121 |            196 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_35                                                                           |              146 |            196 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |              116 |            196 |         1.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[1][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |              118 |            197 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_3[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_82                                                                           |               92 |            197 |         2.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |              153 |            198 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_57                                                                           |              174 |            198 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |              110 |            199 |         1.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |              125 |            199 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_83                                                                           |              148 |            200 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/queue[0][341]_i_1__30_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_25                                                                           |               84 |            200 |         2.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_23                                                                           |              129 |            201 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue[1][341]_i_1__19_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |              119 |            202 |         1.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |              151 |            203 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[1][341]_i_1__29_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |              145 |            204 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |              158 |            205 |         1.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |              143 |            205 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |              180 |            205 |         1.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               70 |            206 |         2.94 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[2][341]_i_1__4_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |              111 |            206 |         1.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[1][341]_i_1__4_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |              117 |            207 |         1.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_0[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |              120 |            207 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |              145 |            207 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |              149 |            207 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_74                                                                           |               95 |            208 |         2.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue[1][341]_i_1__35_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |              151 |            208 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_11                                                                           |              188 |            208 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[0][341]_i_1__4_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_78                                                                           |              118 |            208 |         1.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |              108 |            210 |         1.94 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].mux_top_buf/queue[1][341]_i_1__40_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_40                                                                           |              122 |            211 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[0][341]_i_1__12_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |              131 |            212 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |              175 |            212 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_6[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |              158 |            212 |         1.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[0][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |              114 |            213 |         1.87 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/queue[1][341]_i_1__36_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |              123 |            214 |         1.74 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_68                                                                           |              146 |            215 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |              199 |            215 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[0][341]_i_1__3_n_0                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_73                                                                           |              122 |            215 |         1.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |              207 |            215 |         1.04 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3                                                                            |              104 |            217 |         2.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_21                                                                           |              189 |            217 |         1.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_38                                                                           |              142 |            218 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |              177 |            218 |         1.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_5[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |              127 |            219 |         1.72 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/qn_reg[1]_1[0]                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_77                                                                           |              134 |            220 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |              145 |            221 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_44                                                                           |              152 |            221 |         1.45 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |              164 |            222 |         1.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[2][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |              143 |            223 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[1][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |              113 |            224 |         1.98 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |              182 |            225 |         1.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_28                                                                           |              161 |            225 |         1.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/lmring/lmring_br/queue[0][341]_i_1__19_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_91                                                                           |              136 |            226 |         1.66 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[0][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |              149 |            227 |         1.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/queue[1][341]_i_1__17_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |              131 |            227 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |              181 |            228 |         1.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |              166 |            230 |         1.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/lmring/lmring_br/queue[1][341]_i_1__20_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_43                                                                           |              156 |            230 |         1.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/qn_reg[1]_0[0]                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_76                                                                           |              143 |            231 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |              152 |            232 |         1.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/queue[0][341]_i_1__17_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_72                                                                           |              134 |            232 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue[2][341]_i_1__23_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_42                                                                           |              109 |            234 |         2.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_20                                                                           |              156 |            235 |         1.51 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |              210 |            237 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |              185 |            237 |         1.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |              180 |            237 |         1.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_81                                                                           |              198 |            238 |         1.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[2][341]_i_1__12_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |              130 |            241 |         1.85 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |              132 |            241 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[1][341]_i_1__12_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |              140 |            244 |         1.74 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |              153 |            244 |         1.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_55                                                                           |              199 |            248 |         1.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10                                                                           |              143 |            248 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_58                                                                           |              223 |            251 |         1.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_52                                                                           |              162 |            252 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |              197 |            254 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/E[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_79                                                                           |              198 |            255 |         1.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage3_inst/i___191_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |              182 |            256 |         1.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage1_inst/E[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |              201 |            256 |         1.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__31_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |              124 |            258 |         2.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[1][341]_i_1__31_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |              126 |            259 |         2.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/i___191_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_22                                                                           |              150 |            260 |         1.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_64                                                                           |              246 |            260 |         1.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/qn_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |              170 |            261 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].mux_top_buf/queue[1][341]_i_1__39_n_0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |              128 |            264 |         2.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      |                                                                                                                                        |              132 |            264 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_2[0]                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_56                                                                           |              136 |            264 |         1.94 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_5                                                                      |              125 |            266 |         2.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_24                                                                     |              117 |            266 |         2.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_22                                                                     |              132 |            266 |         2.02 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_27                                                                     |              135 |            266 |         1.97 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_23                                                                     |              136 |            266 |         1.96 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11                                                                     |              128 |            266 |         2.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_20                                                                     |              135 |            266 |         1.97 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2                                                                      |              136 |            266 |         1.96 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_28                                                                     |              139 |            266 |         1.91 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_16                                                                     |              116 |            266 |         2.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_15                                                                     |              133 |            266 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_12                                                                     |              126 |            266 |         2.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_4                                                                      |              123 |            266 |         2.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1                                                                      |              136 |            266 |         1.96 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_13                                                                     |              126 |            266 |         2.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_26                                                                     |              130 |            266 |         2.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0                                                                      |              137 |            266 |         1.94 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_25                                                                     |              123 |            266 |         2.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_10                                                                     |              129 |            266 |         2.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                        |              133 |            266 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_17                                                                     |              125 |            266 |         2.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_14                                                                     |              127 |            266 |         2.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_19                                                                     |              131 |            266 |         2.03 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_18                                                                     |              125 |            266 |         2.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_21                                                                     |              113 |            266 |         2.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_3                                                                      |              137 |            266 |         1.94 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_6                                                                      |              125 |            266 |         2.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_7                                                                      |              128 |            266 |         2.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_8                                                                      |              121 |            266 |         2.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_9                                                                      |              130 |            266 |         2.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_75                                                                           |              182 |            269 |         1.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |               35 |            271 |         7.74 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_37                                                                           |              176 |            271 |         1.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_89                                                                           |              198 |            273 |         1.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[2][341]_i_1__29_n_0                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_9                                                                            |              166 |            275 |         1.66 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_62                                                                           |              253 |            282 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/qn_reg[1]_rep__4_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4                                                                            |              202 |            288 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_19                                                                           |              177 |            291 |         1.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_31                                                                           |              262 |            291 |         1.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_41                                                                           |              272 |            291 |         1.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_15                                                                           |              181 |            294 |         1.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |               59 |            299 |         5.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_45                                                                           |              282 |            309 |         1.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_87                                                                           |              198 |            309 |         1.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_16                                                                           |              227 |            312 |         1.37 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_88                                                                           |              289 |            313 |         1.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                        |               20 |            320 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_24                                                                           |              230 |            328 |         1.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_59                                                                     |              164 |            330 |         2.01 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 |                                                                                                                                                                                                                      | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_60                                                                     |              153 |            330 |         2.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_49                                                                           |              274 |            332 |         1.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_61                                                                           |              241 |            352 |         1.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                        |               22 |            352 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_27                                                                           |              267 |            354 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage5_inst/unit1_fold_reg[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_14                                                                           |              300 |            394 |         1.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                          | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_34                                                                     |              146 |            512 |         3.51 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_55                                                                     |              125 |            512 |         4.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_50                                                                     |              135 |            512 |         3.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_51                                                                     |              120 |            512 |         4.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage1_inst/stage2_exec_reg_2[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_59                                                                     |              119 |            512 |         4.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                          | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_33                                                                     |              122 |            512 |         4.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_57                                                                     |              135 |            512 |         3.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_52                                                                     |              144 |            512 |         3.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_56                                                                     |              126 |            512 |         4.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_53                                                                     |              122 |            512 |         4.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_54                                                                     |              116 |            512 |         4.41 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/ur1[63]_i_1_n_0                                                                                                                                              | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_60                                                                     |              158 |            512 |         3.24 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                          | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_36                                                                     |              154 |            512 |         3.32 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_40                                                                     |              117 |            512 |         4.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                          | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_31                                                                     |              118 |            512 |         4.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_41                                                                     |              130 |            512 |         3.94 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_42                                                                     |              109 |            512 |         4.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                          | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_37                                                                     |              138 |            512 |         3.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_43                                                                     |              121 |            512 |         4.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                          | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_30                                                                     |              117 |            512 |         4.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_44                                                                     |              118 |            512 |         4.34 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                          | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_29                                                                     |              113 |            512 |         4.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                          | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_32                                                                     |              114 |            512 |         4.49 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_45                                                                     |              122 |            512 |         4.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_46                                                                     |              119 |            512 |         4.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_39                                                                     |              144 |            512 |         3.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_47                                                                     |              113 |            512 |         4.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                          | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_35                                                                     |              134 |            512 |         3.82 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_48                                                                     |              148 |            512 |         3.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                          | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_38                                                                     |              135 |            512 |         3.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_49                                                                     |              120 |            512 |         4.27 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage1_inst/stage2_exec_reg_4[0]                                                                                                                                         | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_58                                                                     |              122 |            512 |         4.20 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


