Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 20 21:02:44 2021
| Host         : A407-23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt2_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt2_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt2_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt3_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt3_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt4_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt4_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deccnt4_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: game_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_1/curr_y_r_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_1/curr_y_r_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_1/curr_y_r_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_1/curr_y_r_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_1/curr_y_r_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_1/curr_y_r_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: move_inst/blk_pos_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: move_inst/blk_pos_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: move_inst/blk_pos_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: move_inst/blk_pos_y_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: seg_inst_0/clk_count_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: seg_inst_0/clk_count_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg_inst_0/led_index_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg_inst_0/led_index_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.600        0.000                      0                  107        0.058        0.000                      0                  107        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst_0/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst_0/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.600        0.000                      0                  107        0.058        0.000                      0                  107        4.196        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst_0/inst/clk_in1
  To Clock:  inst_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 inst_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.064ns (26.370%)  route 2.971ns (73.630%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 10.986 - 9.392 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.809     1.809    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.711     1.713    inst_1/CLK
    SLICE_X7Y102         FDRE                                         r  inst_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  inst_1/vcount_reg[5]/Q
                         net (fo=9, routed)           1.059     3.228    inst_1/vcount_reg[5]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.153     3.381 f  inst_1/curr_y_r[10]_i_6/O
                         net (fo=1, routed)           0.595     3.976    inst_1/curr_y_r[10]_i_6_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.331     4.307 r  inst_1/curr_y_r[10]_i_3/O
                         net (fo=2, routed)           0.467     4.774    inst_1/curr_y_r[10]_i_3_n_0
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=11, routed)          0.850     5.748    inst_1/curr_y_r
    SLICE_X6Y100         FDRE                                         r  inst_1/curr_y_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.683    11.075    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.591    10.986    inst_1/CLK
    SLICE_X6Y100         FDRE                                         r  inst_1/curr_y_r_reg[3]/C
                         clock pessimism              0.094    11.080    
                         clock uncertainty           -0.208    10.872    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524    10.348    inst_1/curr_y_r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 inst_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.064ns (26.370%)  route 2.971ns (73.630%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 10.986 - 9.392 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.809     1.809    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.711     1.713    inst_1/CLK
    SLICE_X7Y102         FDRE                                         r  inst_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  inst_1/vcount_reg[5]/Q
                         net (fo=9, routed)           1.059     3.228    inst_1/vcount_reg[5]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.153     3.381 f  inst_1/curr_y_r[10]_i_6/O
                         net (fo=1, routed)           0.595     3.976    inst_1/curr_y_r[10]_i_6_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.331     4.307 r  inst_1/curr_y_r[10]_i_3/O
                         net (fo=2, routed)           0.467     4.774    inst_1/curr_y_r[10]_i_3_n_0
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=11, routed)          0.850     5.748    inst_1/curr_y_r
    SLICE_X6Y100         FDRE                                         r  inst_1/curr_y_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.683    11.075    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.591    10.986    inst_1/CLK
    SLICE_X6Y100         FDRE                                         r  inst_1/curr_y_r_reg[4]/C
                         clock pessimism              0.094    11.080    
                         clock uncertainty           -0.208    10.872    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524    10.348    inst_1/curr_y_r_reg[4]
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 inst_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.064ns (28.553%)  route 2.662ns (71.447%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 10.997 - 9.392 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.809     1.809    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.711     1.713    inst_1/CLK
    SLICE_X7Y102         FDRE                                         r  inst_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  inst_1/vcount_reg[5]/Q
                         net (fo=9, routed)           1.059     3.228    inst_1/vcount_reg[5]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.153     3.381 f  inst_1/curr_y_r[10]_i_6/O
                         net (fo=1, routed)           0.595     3.976    inst_1/curr_y_r[10]_i_6_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.331     4.307 r  inst_1/curr_y_r[10]_i_3/O
                         net (fo=2, routed)           0.467     4.774    inst_1/curr_y_r[10]_i_3_n_0
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=11, routed)          0.541     5.439    inst_1/curr_y_r
    SLICE_X6Y99          FDRE                                         r  inst_1/curr_y_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.683    11.075    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.601    10.997    inst_1/CLK
    SLICE_X6Y99          FDRE                                         r  inst_1/curr_y_r_reg[1]/C
                         clock pessimism             -0.001    10.996    
                         clock uncertainty           -0.208    10.788    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.524    10.264    inst_1/curr_y_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 inst_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.064ns (28.553%)  route 2.662ns (71.447%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 10.997 - 9.392 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.809     1.809    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.711     1.713    inst_1/CLK
    SLICE_X7Y102         FDRE                                         r  inst_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  inst_1/vcount_reg[5]/Q
                         net (fo=9, routed)           1.059     3.228    inst_1/vcount_reg[5]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.153     3.381 f  inst_1/curr_y_r[10]_i_6/O
                         net (fo=1, routed)           0.595     3.976    inst_1/curr_y_r[10]_i_6_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.331     4.307 r  inst_1/curr_y_r[10]_i_3/O
                         net (fo=2, routed)           0.467     4.774    inst_1/curr_y_r[10]_i_3_n_0
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=11, routed)          0.541     5.439    inst_1/curr_y_r
    SLICE_X6Y99          FDRE                                         r  inst_1/curr_y_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.683    11.075    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.601    10.997    inst_1/CLK
    SLICE_X6Y99          FDRE                                         r  inst_1/curr_y_r_reg[2]/C
                         clock pessimism             -0.001    10.996    
                         clock uncertainty           -0.208    10.788    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.524    10.264    inst_1/curr_y_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 inst_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.064ns (28.553%)  route 2.662ns (71.447%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 10.997 - 9.392 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.809     1.809    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.711     1.713    inst_1/CLK
    SLICE_X7Y102         FDRE                                         r  inst_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  inst_1/vcount_reg[5]/Q
                         net (fo=9, routed)           1.059     3.228    inst_1/vcount_reg[5]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.153     3.381 f  inst_1/curr_y_r[10]_i_6/O
                         net (fo=1, routed)           0.595     3.976    inst_1/curr_y_r[10]_i_6_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.331     4.307 r  inst_1/curr_y_r[10]_i_3/O
                         net (fo=2, routed)           0.467     4.774    inst_1/curr_y_r[10]_i_3_n_0
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=11, routed)          0.541     5.439    inst_1/curr_y_r
    SLICE_X6Y99          FDRE                                         r  inst_1/curr_y_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.683    11.075    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.601    10.997    inst_1/CLK
    SLICE_X6Y99          FDRE                                         r  inst_1/curr_y_r_reg[7]/C
                         clock pessimism             -0.001    10.996    
                         clock uncertainty           -0.208    10.788    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.524    10.264    inst_1/curr_y_r_reg[7]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 inst_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.064ns (28.300%)  route 2.696ns (71.700%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 10.986 - 9.392 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.809     1.809    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.711     1.713    inst_1/CLK
    SLICE_X7Y102         FDRE                                         r  inst_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  inst_1/vcount_reg[5]/Q
                         net (fo=9, routed)           1.059     3.228    inst_1/vcount_reg[5]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.153     3.381 f  inst_1/curr_y_r[10]_i_6/O
                         net (fo=1, routed)           0.595     3.976    inst_1/curr_y_r[10]_i_6_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.331     4.307 r  inst_1/curr_y_r[10]_i_3/O
                         net (fo=2, routed)           0.467     4.774    inst_1/curr_y_r[10]_i_3_n_0
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=11, routed)          0.575     5.473    inst_1/curr_y_r
    SLICE_X4Y100         FDRE                                         r  inst_1/curr_y_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.683    11.075    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.591    10.986    inst_1/CLK
    SLICE_X4Y100         FDRE                                         r  inst_1/curr_y_r_reg[10]/C
                         clock pessimism              0.094    11.080    
                         clock uncertainty           -0.208    10.872    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    10.443    inst_1/curr_y_r_reg[10]
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 inst_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.064ns (28.300%)  route 2.696ns (71.700%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 10.986 - 9.392 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.809     1.809    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.711     1.713    inst_1/CLK
    SLICE_X7Y102         FDRE                                         r  inst_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  inst_1/vcount_reg[5]/Q
                         net (fo=9, routed)           1.059     3.228    inst_1/vcount_reg[5]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.153     3.381 f  inst_1/curr_y_r[10]_i_6/O
                         net (fo=1, routed)           0.595     3.976    inst_1/curr_y_r[10]_i_6_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.331     4.307 r  inst_1/curr_y_r[10]_i_3/O
                         net (fo=2, routed)           0.467     4.774    inst_1/curr_y_r[10]_i_3_n_0
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=11, routed)          0.575     5.473    inst_1/curr_y_r
    SLICE_X4Y100         FDRE                                         r  inst_1/curr_y_r_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.683    11.075    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.591    10.986    inst_1/CLK
    SLICE_X4Y100         FDRE                                         r  inst_1/curr_y_r_reg[8]/C
                         clock pessimism              0.094    11.080    
                         clock uncertainty           -0.208    10.872    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    10.443    inst_1/curr_y_r_reg[8]
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 inst_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.064ns (28.300%)  route 2.696ns (71.700%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 10.986 - 9.392 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.809     1.809    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.711     1.713    inst_1/CLK
    SLICE_X7Y102         FDRE                                         r  inst_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  inst_1/vcount_reg[5]/Q
                         net (fo=9, routed)           1.059     3.228    inst_1/vcount_reg[5]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.153     3.381 f  inst_1/curr_y_r[10]_i_6/O
                         net (fo=1, routed)           0.595     3.976    inst_1/curr_y_r[10]_i_6_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.331     4.307 r  inst_1/curr_y_r[10]_i_3/O
                         net (fo=2, routed)           0.467     4.774    inst_1/curr_y_r[10]_i_3_n_0
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=11, routed)          0.575     5.473    inst_1/curr_y_r
    SLICE_X4Y100         FDRE                                         r  inst_1/curr_y_r_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.683    11.075    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.591    10.986    inst_1/CLK
    SLICE_X4Y100         FDRE                                         r  inst_1/curr_y_r_reg[9]/C
                         clock pessimism              0.094    11.080    
                         clock uncertainty           -0.208    10.872    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    10.443    inst_1/curr_y_r_reg[9]
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 inst_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.064ns (28.333%)  route 2.691ns (71.667%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 10.986 - 9.392 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.809     1.809    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.711     1.713    inst_1/CLK
    SLICE_X7Y102         FDRE                                         r  inst_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  inst_1/vcount_reg[5]/Q
                         net (fo=9, routed)           1.059     3.228    inst_1/vcount_reg[5]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.153     3.381 f  inst_1/curr_y_r[10]_i_6/O
                         net (fo=1, routed)           0.595     3.976    inst_1/curr_y_r[10]_i_6_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.331     4.307 r  inst_1/curr_y_r[10]_i_3/O
                         net (fo=2, routed)           0.467     4.774    inst_1/curr_y_r[10]_i_3_n_0
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=11, routed)          0.570     5.468    inst_1/curr_y_r
    SLICE_X5Y100         FDRE                                         r  inst_1/curr_y_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.683    11.075    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.591    10.986    inst_1/CLK
    SLICE_X5Y100         FDRE                                         r  inst_1/curr_y_r_reg[0]/C
                         clock pessimism              0.094    11.080    
                         clock uncertainty           -0.208    10.872    
    SLICE_X5Y100         FDRE (Setup_fdre_C_R)       -0.429    10.443    inst_1/curr_y_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 inst_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.064ns (28.333%)  route 2.691ns (71.667%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 10.986 - 9.392 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.809     1.809    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.711     1.713    inst_1/CLK
    SLICE_X7Y102         FDRE                                         r  inst_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  inst_1/vcount_reg[5]/Q
                         net (fo=9, routed)           1.059     3.228    inst_1/vcount_reg[5]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.153     3.381 f  inst_1/curr_y_r[10]_i_6/O
                         net (fo=1, routed)           0.595     3.976    inst_1/curr_y_r[10]_i_6_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.331     4.307 r  inst_1/curr_y_r[10]_i_3/O
                         net (fo=2, routed)           0.467     4.774    inst_1/curr_y_r[10]_i_3_n_0
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=11, routed)          0.570     5.468    inst_1/curr_y_r
    SLICE_X5Y100         FDRE                                         r  inst_1/curr_y_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.683    11.075    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.381 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.304    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.395 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          1.591    10.986    inst_1/CLK
    SLICE_X5Y100         FDRE                                         r  inst_1/curr_y_r_reg[5]/C
                         clock pessimism              0.094    11.080    
                         clock uncertainty           -0.208    10.872    
    SLICE_X5Y100         FDRE (Setup_fdre_C_R)       -0.429    10.443    inst_1/curr_y_r_reg[5]
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  4.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inst_1/curr_y_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.409%)  route 0.209ns (45.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.624     0.624    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602     0.604    inst_1/CLK
    SLICE_X6Y99          FDRE                                         r  inst_1/curr_y_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.148     0.752 r  inst_1/curr_y_r_reg[2]/Q
                         net (fo=13, routed)          0.209     0.960    inst_1/Q[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.101     1.061 r  inst_1/curr_y_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.061    inst_1/p_0_in__1[4]
    SLICE_X6Y100         FDRE                                         r  inst_1/curr_y_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     0.898    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.870     0.872    inst_1/CLK
    SLICE_X6Y100         FDRE                                         r  inst_1/curr_y_r_reg[4]/C
                         clock pessimism              0.000     0.872    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.131     1.003    inst_1/curr_y_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 inst_1/curr_y_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.246ns (54.108%)  route 0.209ns (45.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.624     0.624    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602     0.604    inst_1/CLK
    SLICE_X6Y99          FDRE                                         r  inst_1/curr_y_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.148     0.752 r  inst_1/curr_y_r_reg[2]/Q
                         net (fo=13, routed)          0.209     0.960    inst_1/Q[2]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.098     1.058 r  inst_1/curr_y_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.058    inst_1/p_0_in__1[3]
    SLICE_X6Y100         FDRE                                         r  inst_1/curr_y_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     0.898    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.870     0.872    inst_1/CLK
    SLICE_X6Y100         FDRE                                         r  inst_1/curr_y_r_reg[3]/C
                         clock pessimism              0.000     0.872    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.120     0.992    inst_1/curr_y_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.624     0.624    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602     0.604    inst_1/CLK
    SLICE_X7Y98          FDRE                                         r  inst_1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  inst_1/hcount_reg[4]/Q
                         net (fo=9, routed)           0.111     0.855    inst_1/hcount_reg[4]
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     0.900 r  inst_1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.900    inst_1/hcount[5]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  inst_1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     0.898    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.873     0.875    inst_1/CLK
    SLICE_X6Y98          FDRE                                         r  inst_1/hcount_reg[5]/C
                         clock pessimism             -0.258     0.617    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.121     0.738    inst_1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.279%)  route 0.113ns (37.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.624     0.624    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602     0.604    inst_1/CLK
    SLICE_X7Y98          FDRE                                         r  inst_1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  inst_1/hcount_reg[4]/Q
                         net (fo=9, routed)           0.113     0.857    inst_1/hcount_reg[4]
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.045     0.902 r  inst_1/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.902    inst_1/hcount[7]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  inst_1/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     0.898    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.873     0.875    inst_1/CLK
    SLICE_X6Y98          FDRE                                         r  inst_1/hcount_reg[7]/C
                         clock pessimism             -0.258     0.617    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.120     0.737    inst_1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_1/curr_y_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.102%)  route 0.340ns (61.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.624     0.624    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602     0.604    inst_1/CLK
    SLICE_X6Y99          FDRE                                         r  inst_1/curr_y_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     0.768 r  inst_1/curr_y_r_reg[1]/Q
                         net (fo=14, routed)          0.340     1.107    inst_1/Q[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I3_O)        0.045     1.152 r  inst_1/curr_y_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.152    inst_1/curr_y_r[5]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  inst_1/curr_y_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     0.898    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.870     0.872    inst_1/CLK
    SLICE_X5Y100         FDRE                                         r  inst_1/curr_y_r_reg[5]/C
                         clock pessimism              0.000     0.872    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.091     0.963    inst_1/curr_y_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inst_1/curr_x_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_x_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.435%)  route 0.149ns (41.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.624     0.624    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603     0.605    inst_1/CLK
    SLICE_X2Y98          FDRE                                         r  inst_1/curr_x_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  inst_1/curr_x_r_reg[7]/Q
                         net (fo=12, routed)          0.149     0.917    inst_1/curr_x_r_reg[10]_0[7]
    SLICE_X2Y96          LUT6 (Prop_lut6_I4_O)        0.045     0.962 r  inst_1/curr_x_r[10]_i_2/O
                         net (fo=1, routed)           0.000     0.962    inst_1/p_0_in__2[10]
    SLICE_X2Y96          FDRE                                         r  inst_1/curr_x_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     0.898    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.875     0.877    inst_1/CLK
    SLICE_X2Y96          FDRE                                         r  inst_1/curr_x_r_reg[10]/C
                         clock pessimism             -0.257     0.620    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.120     0.740    inst_1/curr_x_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.624     0.624    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.599     0.601    inst_1/CLK
    SLICE_X6Y103         FDRE                                         r  inst_1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.148     0.749 r  inst_1/vcount_reg[8]/Q
                         net (fo=5, routed)           0.101     0.850    inst_1/vcount_reg[8]
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.098     0.948 r  inst_1/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.948    inst_1/p_0_in__0[9]
    SLICE_X6Y103         FDRE                                         r  inst_1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     0.898    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.869     0.871    inst_1/CLK
    SLICE_X6Y103         FDRE                                         r  inst_1/vcount_reg[9]/C
                         clock pessimism             -0.271     0.601    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.121     0.722    inst_1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.300%)  route 0.179ns (48.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.624     0.624    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602     0.604    inst_1/CLK
    SLICE_X7Y98          FDRE                                         r  inst_1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  inst_1/hcount_reg[3]/Q
                         net (fo=9, routed)           0.179     0.924    inst_1/hcount_reg[3]
    SLICE_X5Y98          LUT5 (Prop_lut5_I1_O)        0.048     0.972 r  inst_1/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.972    inst_1/p_0_in[6]
    SLICE_X5Y98          FDRE                                         r  inst_1/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     0.898    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.873     0.875    inst_1/CLK
    SLICE_X5Y98          FDRE                                         r  inst_1/hcount_reg[6]/C
                         clock pessimism             -0.255     0.620    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.105     0.725    inst_1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 inst_1/curr_x_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_x_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.384%)  route 0.162ns (43.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.624     0.624    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603     0.605    inst_1/CLK
    SLICE_X2Y98          FDRE                                         r  inst_1/curr_x_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  inst_1/curr_x_r_reg[7]/Q
                         net (fo=12, routed)          0.162     0.930    inst_1/curr_x_r_reg[10]_0[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.975 r  inst_1/curr_x_r[7]_i_1/O
                         net (fo=1, routed)           0.000     0.975    inst_1/p_0_in__2[7]
    SLICE_X2Y98          FDRE                                         r  inst_1/curr_x_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     0.898    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876     0.878    inst_1/CLK
    SLICE_X2Y98          FDRE                                         r  inst_1/curr_x_r_reg[7]/C
                         clock pessimism             -0.273     0.605    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     0.726    inst_1/curr_x_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_1/curr_x_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_x_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.624     0.624    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.601     0.603    inst_1/CLK
    SLICE_X5Y95          FDRE                                         r  inst_1/curr_x_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  inst_1/curr_x_r_reg[3]/Q
                         net (fo=12, routed)          0.180     0.924    inst_1/curr_x_r_reg[10]_0[3]
    SLICE_X5Y95          LUT5 (Prop_lut5_I1_O)        0.042     0.966 r  inst_1/curr_x_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.966    inst_1/p_0_in__2[4]
    SLICE_X5Y95          FDRE                                         r  inst_1/curr_x_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     0.898    inst_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_0/inst/clkout1_buf/O
                         net (fo=43, routed)          0.872     0.874    inst_1/CLK
    SLICE_X5Y95          FDRE                                         r  inst_1/curr_x_r_reg[4]/C
                         clock pessimism             -0.271     0.603    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.107     0.710    inst_1/curr_x_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { inst_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y0    inst_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X5Y100     inst_1/curr_y_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X4Y100     inst_1/curr_y_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X6Y99      inst_1/curr_y_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X6Y99      inst_1/curr_y_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X6Y100     inst_1/curr_y_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X6Y100     inst_1/curr_y_r_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X5Y100     inst_1/curr_y_r_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X5Y100     inst_1/curr_y_r_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y98      inst_1/curr_x_r_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y98      inst_1/curr_x_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y98      inst_1/curr_x_r_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y98      inst_1/curr_x_r_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X5Y100     inst_1/curr_y_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X4Y100     inst_1/curr_y_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X6Y99      inst_1/curr_y_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X6Y99      inst_1/curr_y_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X6Y100     inst_1/curr_y_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X6Y100     inst_1/curr_y_r_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X6Y103     inst_1/vcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X6Y103     inst_1/vcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X6Y103     inst_1/vcount_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y95      inst_1/curr_x_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y96      inst_1/curr_x_r_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y95      inst_1/curr_x_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y95      inst_1/curr_x_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X5Y100     inst_1/curr_y_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X5Y100     inst_1/curr_y_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X4Y100     inst_1/curr_y_r_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { inst_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y1    inst_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X0Y0  inst_0/inst/mmcm_adv_inst/CLKFBOUT



