{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 09:20:22 2008 " "Info: Processing started: Wed Jun 04 09:20:22 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HMB_MAX -c HMB_MAX " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HMB_MAX -c HMB_MAX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "HC_VGA_CLOCK " "Info: Assuming node \"HC_VGA_CLOCK\" is an undefined clock" {  } { { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 211 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "HC_VGA_CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "HC_NCLK " "Info: Assuming node \"HC_NCLK\" is an undefined clock" {  } { { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 249 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "HC_NCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "OSC100 " "Info: Assuming node \"OSC100\" is an undefined clock" {  } { { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 192 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "HC_ID_I2CSCL " "Info: Assuming node \"HC_ID_I2CSCL\" is an undefined clock" {  } { { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 223 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "HC_ID_I2CSCL" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SAMPLE_CLK\[5\] " "Info: Detected ripple clock \"SAMPLE_CLK\[5\]\" as buffer" {  } { { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 397 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SAMPLE_CLK\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "HC_VGA_CLOCK register VGA_DATA_DECODE:u1\|color_phase_counter\[1\] register VGA_DATA_DECODE:u1\|VGA_G\[0\] 272.93 MHz 3.664 ns Internal " "Info: Clock \"HC_VGA_CLOCK\" has Internal fmax of 272.93 MHz between source register \"VGA_DATA_DECODE:u1\|color_phase_counter\[1\]\" and destination register \"VGA_DATA_DECODE:u1\|VGA_G\[0\]\" (period= 3.664 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.221 ns + Longest register register " "Info: + Longest register to register delay is 3.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_DATA_DECODE:u1\|color_phase_counter\[1\] 1 REG LC_X9_Y4_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y4_N6; Fanout = 4; REG Node = 'VGA_DATA_DECODE:u1\|color_phase_counter\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_DATA_DECODE:u1|color_phase_counter[1] } "NODE_NAME" } } { "VGA_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/VGA_DATA_DECODE.v" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.319 ns) 0.939 ns VGA_DATA_DECODE:u1\|Equal1~67 2 COMB LC_X9_Y4_N0 33 " "Info: 2: + IC(0.620 ns) + CELL(0.319 ns) = 0.939 ns; Loc. = LC_X9_Y4_N0; Fanout = 33; COMB Node = 'VGA_DATA_DECODE:u1\|Equal1~67'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { VGA_DATA_DECODE:u1|color_phase_counter[1] VGA_DATA_DECODE:u1|Equal1~67 } "NODE_NAME" } } { "VGA_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/VGA_DATA_DECODE.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.777 ns) 3.221 ns VGA_DATA_DECODE:u1\|VGA_G\[0\] 3 REG LC_X15_Y4_N9 1 " "Info: 3: + IC(1.505 ns) + CELL(0.777 ns) = 3.221 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; REG Node = 'VGA_DATA_DECODE:u1\|VGA_G\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { VGA_DATA_DECODE:u1|Equal1~67 VGA_DATA_DECODE:u1|VGA_G[0] } "NODE_NAME" } } { "VGA_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/VGA_DATA_DECODE.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 34.03 % ) " "Info: Total cell delay = 1.096 ns ( 34.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 65.97 % ) " "Info: Total interconnect delay = 2.125 ns ( 65.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { VGA_DATA_DECODE:u1|color_phase_counter[1] VGA_DATA_DECODE:u1|Equal1~67 VGA_DATA_DECODE:u1|VGA_G[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { VGA_DATA_DECODE:u1|color_phase_counter[1] {} VGA_DATA_DECODE:u1|Equal1~67 {} VGA_DATA_DECODE:u1|VGA_G[0] {} } { 0.000ns 0.620ns 1.505ns } { 0.000ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_VGA_CLOCK destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"HC_VGA_CLOCK\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns HC_VGA_CLOCK 1 CLK PIN_J13 75 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J13; Fanout = 75; CLK Node = 'HC_VGA_CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_VGA_CLOCK } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns VGA_DATA_DECODE:u1\|VGA_G\[0\] 2 REG LC_X15_Y4_N9 1 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; REG Node = 'VGA_DATA_DECODE:u1\|VGA_G\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|VGA_G[0] } "NODE_NAME" } } { "VGA_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/VGA_DATA_DECODE.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|VGA_G[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|VGA_G[0] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_VGA_CLOCK source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"HC_VGA_CLOCK\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns HC_VGA_CLOCK 1 CLK PIN_J13 75 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J13; Fanout = 75; CLK Node = 'HC_VGA_CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_VGA_CLOCK } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns VGA_DATA_DECODE:u1\|color_phase_counter\[1\] 2 REG LC_X9_Y4_N6 4 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X9_Y4_N6; Fanout = 4; REG Node = 'VGA_DATA_DECODE:u1\|color_phase_counter\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|color_phase_counter[1] } "NODE_NAME" } } { "VGA_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/VGA_DATA_DECODE.v" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|color_phase_counter[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|color_phase_counter[1] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|VGA_G[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|VGA_G[0] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|color_phase_counter[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|color_phase_counter[1] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "VGA_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/VGA_DATA_DECODE.v" 248 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "VGA_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/VGA_DATA_DECODE.v" 210 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { VGA_DATA_DECODE:u1|color_phase_counter[1] VGA_DATA_DECODE:u1|Equal1~67 VGA_DATA_DECODE:u1|VGA_G[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { VGA_DATA_DECODE:u1|color_phase_counter[1] {} VGA_DATA_DECODE:u1|Equal1~67 {} VGA_DATA_DECODE:u1|VGA_G[0] {} } { 0.000ns 0.620ns 1.505ns } { 0.000ns 0.319ns 0.777ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|VGA_G[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|VGA_G[0] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_VGA_CLOCK VGA_DATA_DECODE:u1|color_phase_counter[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_VGA_CLOCK {} HC_VGA_CLOCK~combout {} VGA_DATA_DECODE:u1|color_phase_counter[1] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "HC_NCLK register LCD_DATA_DECODE:u3\|color_phase_counter\[1\] register LCD_DATA_DECODE:u3\|LCD_R\[6\] 273.37 MHz 3.658 ns Internal " "Info: Clock \"HC_NCLK\" has Internal fmax of 273.37 MHz between source register \"LCD_DATA_DECODE:u3\|color_phase_counter\[1\]\" and destination register \"LCD_DATA_DECODE:u3\|LCD_R\[6\]\" (period= 3.658 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.215 ns + Longest register register " "Info: + Longest register to register delay is 3.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_DATA_DECODE:u3\|color_phase_counter\[1\] 1 REG LC_X5_Y12_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y12_N4; Fanout = 4; REG Node = 'LCD_DATA_DECODE:u3\|color_phase_counter\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA_DECODE:u3|color_phase_counter[1] } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.319 ns) 0.941 ns LCD_DATA_DECODE:u3\|Equal1~67 2 COMB LC_X5_Y12_N5 27 " "Info: 2: + IC(0.622 ns) + CELL(0.319 ns) = 0.941 ns; Loc. = LC_X5_Y12_N5; Fanout = 27; COMB Node = 'LCD_DATA_DECODE:u3\|Equal1~67'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { LCD_DATA_DECODE:u3|color_phase_counter[1] LCD_DATA_DECODE:u3|Equal1~67 } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.777 ns) 3.215 ns LCD_DATA_DECODE:u3\|LCD_R\[6\] 3 REG LC_X10_Y11_N8 1 " "Info: 3: + IC(1.497 ns) + CELL(0.777 ns) = 3.215 ns; Loc. = LC_X10_Y11_N8; Fanout = 1; REG Node = 'LCD_DATA_DECODE:u3\|LCD_R\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { LCD_DATA_DECODE:u3|Equal1~67 LCD_DATA_DECODE:u3|LCD_R[6] } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 34.09 % ) " "Info: Total cell delay = 1.096 ns ( 34.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 65.91 % ) " "Info: Total interconnect delay = 2.119 ns ( 65.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { LCD_DATA_DECODE:u3|color_phase_counter[1] LCD_DATA_DECODE:u3|Equal1~67 LCD_DATA_DECODE:u3|LCD_R[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { LCD_DATA_DECODE:u3|color_phase_counter[1] {} LCD_DATA_DECODE:u3|Equal1~67 {} LCD_DATA_DECODE:u3|LCD_R[6] {} } { 0.000ns 0.622ns 1.497ns } { 0.000ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_NCLK destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"HC_NCLK\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns HC_NCLK 1 CLK PIN_K13 63 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K13; Fanout = 63; CLK Node = 'HC_NCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_NCLK } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns LCD_DATA_DECODE:u3\|LCD_R\[6\] 2 REG LC_X10_Y11_N8 1 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X10_Y11_N8; Fanout = 1; REG Node = 'LCD_DATA_DECODE:u3\|LCD_R\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { HC_NCLK LCD_DATA_DECODE:u3|LCD_R[6] } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|LCD_R[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|LCD_R[6] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_NCLK source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"HC_NCLK\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns HC_NCLK 1 CLK PIN_K13 63 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K13; Fanout = 63; CLK Node = 'HC_NCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_NCLK } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns LCD_DATA_DECODE:u3\|color_phase_counter\[1\] 2 REG LC_X5_Y12_N4 4 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X5_Y12_N4; Fanout = 4; REG Node = 'LCD_DATA_DECODE:u3\|color_phase_counter\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { HC_NCLK LCD_DATA_DECODE:u3|color_phase_counter[1] } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|color_phase_counter[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|color_phase_counter[1] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|LCD_R[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|LCD_R[6] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|color_phase_counter[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|color_phase_counter[1] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 320 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 282 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { LCD_DATA_DECODE:u3|color_phase_counter[1] LCD_DATA_DECODE:u3|Equal1~67 LCD_DATA_DECODE:u3|LCD_R[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { LCD_DATA_DECODE:u3|color_phase_counter[1] {} LCD_DATA_DECODE:u3|Equal1~67 {} LCD_DATA_DECODE:u3|LCD_R[6] {} } { 0.000ns 0.622ns 1.497ns } { 0.000ns 0.319ns 0.777ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|LCD_R[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|LCD_R[6] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|color_phase_counter[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|color_phase_counter[1] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OSC100 register LCD_poweron_seq:u4\|reset_cnt\[3\] register LCD_poweron_seq:u4\|self_rst 176.34 MHz 5.671 ns Internal " "Info: Clock \"OSC100\" has Internal fmax of 176.34 MHz between source register \"LCD_poweron_seq:u4\|reset_cnt\[3\]\" and destination register \"LCD_poweron_seq:u4\|self_rst\" (period= 5.671 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.228 ns + Longest register register " "Info: + Longest register to register delay is 5.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_poweron_seq:u4\|reset_cnt\[3\] 1 REG LC_X8_Y8_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y8_N0; Fanout = 3; REG Node = 'LCD_poweron_seq:u4\|reset_cnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_poweron_seq:u4|reset_cnt[3] } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(0.571 ns) 2.174 ns LCD_poweron_seq:u4\|Equal0~172 2 COMB LC_X11_Y9_N2 1 " "Info: 2: + IC(1.603 ns) + CELL(0.571 ns) = 2.174 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'LCD_poweron_seq:u4\|Equal0~172'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { LCD_poweron_seq:u4|reset_cnt[3] LCD_poweron_seq:u4|Equal0~172 } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.462 ns) 3.094 ns LCD_poweron_seq:u4\|Equal0~173 3 COMB LC_X11_Y9_N5 3 " "Info: 3: + IC(0.458 ns) + CELL(0.462 ns) = 3.094 ns; Loc. = LC_X11_Y9_N5; Fanout = 3; COMB Node = 'LCD_poweron_seq:u4\|Equal0~173'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { LCD_poweron_seq:u4|Equal0~172 LCD_poweron_seq:u4|Equal0~173 } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.502 ns) 5.228 ns LCD_poweron_seq:u4\|self_rst 4 REG LC_X10_Y10_N5 1 " "Info: 4: + IC(1.632 ns) + CELL(0.502 ns) = 5.228 ns; Loc. = LC_X10_Y10_N5; Fanout = 1; REG Node = 'LCD_poweron_seq:u4\|self_rst'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { LCD_poweron_seq:u4|Equal0~173 LCD_poweron_seq:u4|self_rst } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 29.36 % ) " "Info: Total cell delay = 1.535 ns ( 29.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.693 ns ( 70.64 % ) " "Info: Total interconnect delay = 3.693 ns ( 70.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { LCD_poweron_seq:u4|reset_cnt[3] LCD_poweron_seq:u4|Equal0~172 LCD_poweron_seq:u4|Equal0~173 LCD_poweron_seq:u4|self_rst } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.228 ns" { LCD_poweron_seq:u4|reset_cnt[3] {} LCD_poweron_seq:u4|Equal0~172 {} LCD_poweron_seq:u4|Equal0~173 {} LCD_poweron_seq:u4|self_rst {} } { 0.000ns 1.603ns 0.458ns 1.632ns } { 0.000ns 0.571ns 0.462ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC100 destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC100\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns OSC100 1 CLK PIN_J6 25 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 25; CLK Node = 'OSC100'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC100 } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns LCD_poweron_seq:u4\|self_rst 2 REG LC_X10_Y10_N5 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X10_Y10_N5; Fanout = 1; REG Node = 'LCD_poweron_seq:u4\|self_rst'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { OSC100 LCD_poweron_seq:u4|self_rst } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|self_rst } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|self_rst {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC100 source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"OSC100\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns OSC100 1 CLK PIN_J6 25 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 25; CLK Node = 'OSC100'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC100 } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns LCD_poweron_seq:u4\|reset_cnt\[3\] 2 REG LC_X8_Y8_N0 3 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X8_Y8_N0; Fanout = 3; REG Node = 'LCD_poweron_seq:u4\|reset_cnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[3] } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|reset_cnt[3] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|self_rst } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|self_rst {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|reset_cnt[3] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { LCD_poweron_seq:u4|reset_cnt[3] LCD_poweron_seq:u4|Equal0~172 LCD_poweron_seq:u4|Equal0~173 LCD_poweron_seq:u4|self_rst } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.228 ns" { LCD_poweron_seq:u4|reset_cnt[3] {} LCD_poweron_seq:u4|Equal0~172 {} LCD_poweron_seq:u4|Equal0~173 {} LCD_poweron_seq:u4|self_rst {} } { 0.000ns 1.603ns 0.458ns 1.632ns } { 0.000ns 0.571ns 0.462ns 0.502ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|self_rst } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|self_rst {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { OSC100 LCD_poweron_seq:u4|reset_cnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { OSC100 {} OSC100~combout {} LCD_poweron_seq:u4|reset_cnt[3] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "HC_ID_I2CSCL register Terasic_I2CBir_bus:u2\|cnt\[3\] register Terasic_I2CBir_bus:u2\|cnt\[0\] 213.72 MHz 4.679 ns Internal " "Info: Clock \"HC_ID_I2CSCL\" has Internal fmax of 213.72 MHz between source register \"Terasic_I2CBir_bus:u2\|cnt\[3\]\" and destination register \"Terasic_I2CBir_bus:u2\|cnt\[0\]\" (period= 4.679 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.236 ns + Longest register register " "Info: + Longest register to register delay is 4.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Terasic_I2CBir_bus:u2\|cnt\[3\] 1 REG LC_X3_Y6_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N3; Fanout = 5; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Terasic_I2CBir_bus:u2|cnt[3] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.462 ns) 1.307 ns Terasic_I2CBir_bus:u2\|LessThan0~114 2 COMB LC_X4_Y6_N4 1 " "Info: 2: + IC(0.845 ns) + CELL(0.462 ns) = 1.307 ns; Loc. = LC_X4_Y6_N4; Fanout = 1; COMB Node = 'Terasic_I2CBir_bus:u2\|LessThan0~114'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { Terasic_I2CBir_bus:u2|cnt[3] Terasic_I2CBir_bus:u2|LessThan0~114 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.571 ns) 2.309 ns Terasic_I2CBir_bus:u2\|LessThan0~115 3 COMB LC_X4_Y6_N2 8 " "Info: 3: + IC(0.431 ns) + CELL(0.571 ns) = 2.309 ns; Loc. = LC_X4_Y6_N2; Fanout = 8; COMB Node = 'Terasic_I2CBir_bus:u2\|LessThan0~115'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { Terasic_I2CBir_bus:u2|LessThan0~114 Terasic_I2CBir_bus:u2|LessThan0~115 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(1.192 ns) 4.236 ns Terasic_I2CBir_bus:u2\|cnt\[0\] 4 REG LC_X3_Y6_N0 7 " "Info: 4: + IC(0.735 ns) + CELL(1.192 ns) = 4.236 ns; Loc. = LC_X3_Y6_N0; Fanout = 7; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { Terasic_I2CBir_bus:u2|LessThan0~115 Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.225 ns ( 52.53 % ) " "Info: Total cell delay = 2.225 ns ( 52.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.011 ns ( 47.47 % ) " "Info: Total interconnect delay = 2.011 ns ( 47.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { Terasic_I2CBir_bus:u2|cnt[3] Terasic_I2CBir_bus:u2|LessThan0~114 Terasic_I2CBir_bus:u2|LessThan0~115 Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.236 ns" { Terasic_I2CBir_bus:u2|cnt[3] {} Terasic_I2CBir_bus:u2|LessThan0~114 {} Terasic_I2CBir_bus:u2|LessThan0~115 {} Terasic_I2CBir_bus:u2|cnt[0] {} } { 0.000ns 0.845ns 0.431ns 0.735ns } { 0.000ns 0.462ns 0.571ns 1.192ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_ID_I2CSCL destination 4.581 ns + Shortest register " "Info: + Shortest clock path from clock \"HC_ID_I2CSCL\" to destination register is 4.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_ID_I2CSCL 1 CLK PIN_T17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_T17; Fanout = 14; CLK Node = 'HC_ID_I2CSCL'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_ID_I2CSCL } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.299 ns) + CELL(0.574 ns) 4.581 ns Terasic_I2CBir_bus:u2\|cnt\[0\] 2 REG LC_X3_Y6_N0 7 " "Info: 2: + IC(3.299 ns) + CELL(0.574 ns) = 4.581 ns; Loc. = LC_X3_Y6_N0; Fanout = 7; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.873 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 27.99 % ) " "Info: Total cell delay = 1.282 ns ( 27.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.299 ns ( 72.01 % ) " "Info: Total interconnect delay = 3.299 ns ( 72.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.581 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.581 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[0] {} } { 0.000ns 0.000ns 3.299ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_ID_I2CSCL source 4.581 ns - Longest register " "Info: - Longest clock path from clock \"HC_ID_I2CSCL\" to source register is 4.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_ID_I2CSCL 1 CLK PIN_T17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_T17; Fanout = 14; CLK Node = 'HC_ID_I2CSCL'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_ID_I2CSCL } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.299 ns) + CELL(0.574 ns) 4.581 ns Terasic_I2CBir_bus:u2\|cnt\[3\] 2 REG LC_X3_Y6_N3 5 " "Info: 2: + IC(3.299 ns) + CELL(0.574 ns) = 4.581 ns; Loc. = LC_X3_Y6_N3; Fanout = 5; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.873 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[3] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 27.99 % ) " "Info: Total cell delay = 1.282 ns ( 27.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.299 ns ( 72.01 % ) " "Info: Total interconnect delay = 3.299 ns ( 72.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.581 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.581 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[3] {} } { 0.000ns 0.000ns 3.299ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.581 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.581 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[0] {} } { 0.000ns 0.000ns 3.299ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.581 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.581 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[3] {} } { 0.000ns 0.000ns 3.299ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { Terasic_I2CBir_bus:u2|cnt[3] Terasic_I2CBir_bus:u2|LessThan0~114 Terasic_I2CBir_bus:u2|LessThan0~115 Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.236 ns" { Terasic_I2CBir_bus:u2|cnt[3] {} Terasic_I2CBir_bus:u2|LessThan0~114 {} Terasic_I2CBir_bus:u2|LessThan0~115 {} Terasic_I2CBir_bus:u2|cnt[0] {} } { 0.000ns 0.845ns 0.431ns 0.735ns } { 0.000ns 0.462ns 0.571ns 1.192ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.581 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.581 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[0] {} } { 0.000ns 0.000ns 3.299ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.581 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.581 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[3] {} } { 0.000ns 0.000ns 3.299ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "LCD_DATA_DECODE:u3\|d1_RGB\[3\] HC_LCD_DATA\[3\] HC_NCLK 1.644 ns register " "Info: tsu for register \"LCD_DATA_DECODE:u3\|d1_RGB\[3\]\" (data pin = \"HC_LCD_DATA\[3\]\", clock pin = \"HC_NCLK\") is 1.644 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.836 ns + Longest pin register " "Info: + Longest pin to register delay is 3.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_LCD_DATA\[3\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'HC_LCD_DATA\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_LCD_DATA[3] } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 248 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.759 ns) + CELL(0.369 ns) 3.836 ns LCD_DATA_DECODE:u3\|d1_RGB\[3\] 2 REG LC_X6_Y11_N1 2 " "Info: 2: + IC(2.759 ns) + CELL(0.369 ns) = 3.836 ns; Loc. = LC_X6_Y11_N1; Fanout = 2; REG Node = 'LCD_DATA_DECODE:u3\|d1_RGB\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { HC_LCD_DATA[3] LCD_DATA_DECODE:u3|d1_RGB[3] } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.077 ns ( 28.08 % ) " "Info: Total cell delay = 1.077 ns ( 28.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.759 ns ( 71.92 % ) " "Info: Total interconnect delay = 2.759 ns ( 71.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { HC_LCD_DATA[3] LCD_DATA_DECODE:u3|d1_RGB[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.836 ns" { HC_LCD_DATA[3] {} HC_LCD_DATA[3]~combout {} LCD_DATA_DECODE:u3|d1_RGB[3] {} } { 0.000ns 0.000ns 2.759ns } { 0.000ns 0.708ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 238 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_NCLK destination 2.400 ns - Shortest register " "Info: - Shortest clock path from clock \"HC_NCLK\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns HC_NCLK 1 CLK PIN_K13 63 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K13; Fanout = 63; CLK Node = 'HC_NCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_NCLK } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns LCD_DATA_DECODE:u3\|d1_RGB\[3\] 2 REG LC_X6_Y11_N1 2 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X6_Y11_N1; Fanout = 2; REG Node = 'LCD_DATA_DECODE:u3\|d1_RGB\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { HC_NCLK LCD_DATA_DECODE:u3|d1_RGB[3] } "NODE_NAME" } } { "LCD_DATA_DECODE.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_DATA_DECODE.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|d1_RGB[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|d1_RGB[3] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { HC_LCD_DATA[3] LCD_DATA_DECODE:u3|d1_RGB[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.836 ns" { HC_LCD_DATA[3] {} HC_LCD_DATA[3]~combout {} LCD_DATA_DECODE:u3|d1_RGB[3] {} } { 0.000ns 0.000ns 2.759ns } { 0.000ns 0.708ns 0.369ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { HC_NCLK LCD_DATA_DECODE:u3|d1_RGB[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { HC_NCLK {} HC_NCLK~combout {} LCD_DATA_DECODE:u3|d1_RGB[3] {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "HC_ID_I2CSCL HC_ID_I2CDAT Terasic_I2CBir_bus:u2\|cnt\[1\] 10.487 ns register " "Info: tco from clock \"HC_ID_I2CSCL\" to destination pin \"HC_ID_I2CDAT\" through register \"Terasic_I2CBir_bus:u2\|cnt\[1\]\" is 10.487 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HC_ID_I2CSCL source 4.581 ns + Longest register " "Info: + Longest clock path from clock \"HC_ID_I2CSCL\" to source register is 4.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_ID_I2CSCL 1 CLK PIN_T17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_T17; Fanout = 14; CLK Node = 'HC_ID_I2CSCL'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_ID_I2CSCL } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.299 ns) + CELL(0.574 ns) 4.581 ns Terasic_I2CBir_bus:u2\|cnt\[1\] 2 REG LC_X3_Y6_N1 4 " "Info: 2: + IC(3.299 ns) + CELL(0.574 ns) = 4.581 ns; Loc. = LC_X3_Y6_N1; Fanout = 4; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.873 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[1] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 27.99 % ) " "Info: Total cell delay = 1.282 ns ( 27.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.299 ns ( 72.01 % ) " "Info: Total interconnect delay = 3.299 ns ( 72.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.581 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.581 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[1] {} } { 0.000ns 0.000ns 3.299ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.671 ns + Longest register pin " "Info: + Longest register to pin delay is 5.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Terasic_I2CBir_bus:u2\|cnt\[1\] 1 REG LC_X3_Y6_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N1; Fanout = 4; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Terasic_I2CBir_bus:u2|cnt[1] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.319 ns) 1.159 ns Terasic_I2CBir_bus:u2\|Equal0~90 2 COMB LC_X4_Y6_N7 2 " "Info: 2: + IC(0.840 ns) + CELL(0.319 ns) = 1.159 ns; Loc. = LC_X4_Y6_N7; Fanout = 2; COMB Node = 'Terasic_I2CBir_bus:u2\|Equal0~90'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { Terasic_I2CBir_bus:u2|cnt[1] Terasic_I2CBir_bus:u2|Equal0~90 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 1.978 ns Terasic_I2CBir_bus:u2\|Equal0~91 3 COMB LC_X4_Y6_N5 3 " "Info: 3: + IC(0.500 ns) + CELL(0.319 ns) = 1.978 ns; Loc. = LC_X4_Y6_N5; Fanout = 3; COMB Node = 'Terasic_I2CBir_bus:u2\|Equal0~91'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { Terasic_I2CBir_bus:u2|Equal0~90 Terasic_I2CBir_bus:u2|Equal0~91 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.294 ns Terasic_I2CBir_bus:u2\|i2c_rw~34 4 COMB LC_X4_Y6_N6 2 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 2.294 ns; Loc. = LC_X4_Y6_N6; Fanout = 2; COMB Node = 'Terasic_I2CBir_bus:u2\|i2c_rw~34'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { Terasic_I2CBir_bus:u2|Equal0~91 Terasic_I2CBir_bus:u2|i2c_rw~34 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.374 ns) + CELL(1.003 ns) 5.671 ns HC_ID_I2CDAT 5 PIN PIN_P18 0 " "Info: 5: + IC(2.374 ns) + CELL(1.003 ns) = 5.671 ns; Loc. = PIN_P18; Fanout = 0; PIN Node = 'HC_ID_I2CDAT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { Terasic_I2CBir_bus:u2|i2c_rw~34 HC_ID_I2CDAT } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 31.14 % ) " "Info: Total cell delay = 1.766 ns ( 31.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 68.86 % ) " "Info: Total interconnect delay = 3.905 ns ( 68.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.671 ns" { Terasic_I2CBir_bus:u2|cnt[1] Terasic_I2CBir_bus:u2|Equal0~90 Terasic_I2CBir_bus:u2|Equal0~91 Terasic_I2CBir_bus:u2|i2c_rw~34 HC_ID_I2CDAT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.671 ns" { Terasic_I2CBir_bus:u2|cnt[1] {} Terasic_I2CBir_bus:u2|Equal0~90 {} Terasic_I2CBir_bus:u2|Equal0~91 {} Terasic_I2CBir_bus:u2|i2c_rw~34 {} HC_ID_I2CDAT {} } { 0.000ns 0.840ns 0.500ns 0.191ns 2.374ns } { 0.000ns 0.319ns 0.319ns 0.125ns 1.003ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.581 ns" { HC_ID_I2CSCL Terasic_I2CBir_bus:u2|cnt[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.581 ns" { HC_ID_I2CSCL {} HC_ID_I2CSCL~combout {} Terasic_I2CBir_bus:u2|cnt[1] {} } { 0.000ns 0.000ns 3.299ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.671 ns" { Terasic_I2CBir_bus:u2|cnt[1] Terasic_I2CBir_bus:u2|Equal0~90 Terasic_I2CBir_bus:u2|Equal0~91 Terasic_I2CBir_bus:u2|i2c_rw~34 HC_ID_I2CDAT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.671 ns" { Terasic_I2CBir_bus:u2|cnt[1] {} Terasic_I2CBir_bus:u2|Equal0~90 {} Terasic_I2CBir_bus:u2|Equal0~91 {} Terasic_I2CBir_bus:u2|i2c_rw~34 {} HC_ID_I2CDAT {} } { 0.000ns 0.840ns 0.500ns 0.191ns 2.374ns } { 0.000ns 0.319ns 0.319ns 0.125ns 1.003ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "HC_GREST GREST 6.692 ns Longest " "Info: Longest tpd from source pin \"HC_GREST\" to destination pin \"GREST\" is 6.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_GREST 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'HC_GREST'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_GREST } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(0.125 ns) 2.970 ns LCD_poweron_seq:u4\|oGREST_n~104 2 COMB LC_X11_Y9_N7 1 " "Info: 2: + IC(2.137 ns) + CELL(0.125 ns) = 2.970 ns; Loc. = LC_X11_Y9_N7; Fanout = 1; COMB Node = 'LCD_poweron_seq:u4\|oGREST_n~104'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { HC_GREST LCD_poweron_seq:u4|oGREST_n~104 } "NODE_NAME" } } { "LCD_poweron_seq.v" "" { Text "D:/code/HMB V1.1/MAX code/org/LCD_poweron_seq.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(1.454 ns) 6.692 ns GREST 3 PIN PIN_L2 0 " "Info: 3: + IC(2.268 ns) + CELL(1.454 ns) = 6.692 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'GREST'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.722 ns" { LCD_poweron_seq:u4|oGREST_n~104 GREST } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 34.18 % ) " "Info: Total cell delay = 2.287 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.405 ns ( 65.82 % ) " "Info: Total interconnect delay = 4.405 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.692 ns" { HC_GREST LCD_poweron_seq:u4|oGREST_n~104 GREST } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.692 ns" { HC_GREST {} HC_GREST~combout {} LCD_poweron_seq:u4|oGREST_n~104 {} GREST {} } { 0.000ns 0.000ns 2.137ns 2.268ns } { 0.000ns 0.708ns 0.125ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Terasic_I2CBir_bus:u2\|prev_sda HC_ID_I2CDAT OSC100 0.509 ns register " "Info: th for register \"Terasic_I2CBir_bus:u2\|prev_sda\" (data pin = \"HC_ID_I2CDAT\", clock pin = \"OSC100\") is 0.509 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC100 destination 4.479 ns + Longest register " "Info: + Longest clock path from clock \"OSC100\" to destination register is 4.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns OSC100 1 CLK PIN_J6 25 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 25; CLK Node = 'OSC100'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC100 } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns SAMPLE_CLK\[5\] 2 REG LC_X2_Y6_N4 5 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X2_Y6_N4; Fanout = 5; REG Node = 'SAMPLE_CLK\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { OSC100 SAMPLE_CLK[5] } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.574 ns) 4.479 ns Terasic_I2CBir_bus:u2\|prev_sda 3 REG LC_X2_Y6_N8 2 " "Info: 3: + IC(1.198 ns) + CELL(0.574 ns) = 4.479 ns; Loc. = LC_X2_Y6_N8; Fanout = 2; REG Node = 'Terasic_I2CBir_bus:u2\|prev_sda'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { SAMPLE_CLK[5] Terasic_I2CBir_bus:u2|prev_sda } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 47.11 % ) " "Info: Total cell delay = 2.110 ns ( 47.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.369 ns ( 52.89 % ) " "Info: Total interconnect delay = 2.369 ns ( 52.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { OSC100 SAMPLE_CLK[5] Terasic_I2CBir_bus:u2|prev_sda } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.479 ns" { OSC100 {} OSC100~combout {} SAMPLE_CLK[5] {} Terasic_I2CBir_bus:u2|prev_sda {} } { 0.000ns 0.000ns 1.171ns 1.198ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 68 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.108 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HC_ID_I2CDAT 1 PIN PIN_P18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P18; Fanout = 1; PIN Node = 'HC_ID_I2CDAT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_ID_I2CDAT } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns HC_ID_I2CDAT~0 2 COMB IOC_X21_Y3_N3 6 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X21_Y3_N3; Fanout = 6; COMB Node = 'HC_ID_I2CDAT~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { HC_ID_I2CDAT HC_ID_I2CDAT~0 } "NODE_NAME" } } { "HMB_MAX.v" "" { Text "D:/code/HMB V1.1/MAX code/org/HMB_MAX.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.225 ns) + CELL(0.175 ns) 4.108 ns Terasic_I2CBir_bus:u2\|prev_sda 3 REG LC_X2_Y6_N8 2 " "Info: 3: + IC(3.225 ns) + CELL(0.175 ns) = 4.108 ns; Loc. = LC_X2_Y6_N8; Fanout = 2; REG Node = 'Terasic_I2CBir_bus:u2\|prev_sda'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { HC_ID_I2CDAT~0 Terasic_I2CBir_bus:u2|prev_sda } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/code/HMB V1.1/MAX code/org/Terasic_I2CBir_bus.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.883 ns ( 21.49 % ) " "Info: Total cell delay = 0.883 ns ( 21.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.225 ns ( 78.51 % ) " "Info: Total interconnect delay = 3.225 ns ( 78.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { HC_ID_I2CDAT HC_ID_I2CDAT~0 Terasic_I2CBir_bus:u2|prev_sda } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { HC_ID_I2CDAT {} HC_ID_I2CDAT~0 {} Terasic_I2CBir_bus:u2|prev_sda {} } { 0.000ns 0.000ns 3.225ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { OSC100 SAMPLE_CLK[5] Terasic_I2CBir_bus:u2|prev_sda } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.479 ns" { OSC100 {} OSC100~combout {} SAMPLE_CLK[5] {} Terasic_I2CBir_bus:u2|prev_sda {} } { 0.000ns 0.000ns 1.171ns 1.198ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { HC_ID_I2CDAT HC_ID_I2CDAT~0 Terasic_I2CBir_bus:u2|prev_sda } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { HC_ID_I2CDAT {} HC_ID_I2CDAT~0 {} Terasic_I2CBir_bus:u2|prev_sda {} } { 0.000ns 0.000ns 3.225ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Allocated 126 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 09:20:24 2008 " "Info: Processing ended: Wed Jun 04 09:20:24 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
