LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY simpleLogic;
USE simpleLogic.all;
LIBRARY storeDev;
USE storeDev.all;

ENTITY ShiftRegister8 IS
	PORT (
		clk, set, rst, load 	: IN STD_LOGIC;
		serialIn					: IN STD_LOGIC;
		parallelIn				: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		parallelOut				: OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
	);