{
  "creator": "Next Generation Place and Route (Version nextpnr-0.9-75-g1f4d3fdc)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "arch.disable_router_lutperm": "0 ",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "input/lpf": "pins.pcf",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0001010011101000001001011011000101101001011010100000100001000010",
        "arch.type": "lfe5u_45f",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "12000000.000000",
        "arch.speed": "6",
        "arch.package": "CABGA256"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "echo.v:3.1-71.10",
        "hdlname": "top"
      },
      "ports": {
        "tx": {
          "direction": "output",
          "bits": [ 2077 ]
        },
        "rx": {
          "direction": "input",
          "bits": [ 2076 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 2075 ]
        }
      },
      "cells": {
        "$gbuf$clk$TRELLIS_IO_IN": {
          "hide_name": 1,
          "type": "DCCA",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3/Y34/LDCC0"
          },
          "port_directions": {
            "CE": "input",
            "CLKO": "output",
            "CLKI": "input"
          },
          "connections": {
            "CE": [  ],
            "CLKO": [ 4706 ],
            "CLKI": [ 4358 ]
          }
        },
        "$nextpnr_CCU2C_11$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y4/SLICEB.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4643 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_11$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y4/SLICEB.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4643 ],
            "F": [ 2796 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4507 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_C_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y4/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4507 ],
            "F": [ 2766 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4640 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2787 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_C_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y4/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4640 ],
            "F": [ 2783 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2729 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2786 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y4/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2729 ],
            "F": [ 2735 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4637 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2720 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y4/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4637 ],
            "F": [ 2734 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2709 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2718 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y4/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2709 ],
            "F": [ 2715 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4634 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2700 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y4/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4634 ],
            "F": [ 2714 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2689 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2698 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y4/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2689 ],
            "F": [ 2695 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4631 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2680 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y4/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4631 ],
            "F": [ 2694 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2537 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2678 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y4/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2537 ],
            "F": [ 2543 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4628 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2527 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y4/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4628 ],
            "F": [ 2542 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2536 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2525 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y4/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2536 ],
            "F": [ 2563 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4625 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2548 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y4/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4625 ],
            "F": [ 2562 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2557 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2546 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y4/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2557 ],
            "F": [ 2581 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4622 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2566 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y4/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4622 ],
            "F": [ 2580 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2575 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2565 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y4/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2575 ],
            "F": [ 2600 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4619 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2584 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1001011010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y4/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4619 ],
            "F": [ 2599 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4505 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2583 ]
          }
        },
        "$nextpnr_CCU2C_10$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "YES",
            "INITVAL": "1111111111111111",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y4/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4505 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4616 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_10$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y4/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4616 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 4363 ]
          }
        },
        "$nextpnr_CCU2C_9$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y5/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4613 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_9$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y5/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4613 ],
            "F": [ 3468 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4503 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y5/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:65.40-65.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4503 ],
            "F": [ 3456 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4610 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3417 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y5/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:65.40-65.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4610 ],
            "F": [ 3473 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3467 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3421 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y5/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:65.40-65.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3467 ],
            "F": [ 3501 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4607 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3425 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y5/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:65.40-65.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4607 ],
            "F": [ 3452 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3512 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3428 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y5/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:65.40-65.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3512 ],
            "F": [ 3548 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4604 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3431 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0110011010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y5/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:65.40-65.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4604 ],
            "F": [ 3547 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4501 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3434 ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_8$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "YES",
            "INITVAL": "1111111111111111",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y5/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4501 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4601 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_8$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y5/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4601 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 4361 ]
          }
        },
        "$nextpnr_CCU2C_7$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y6/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4598 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_7$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y6/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4598 ],
            "F": [ 3484 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4499 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C_CCU2C_S1_1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y6/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:74.40-74.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4499 ],
            "F": [ 3457 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4595 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3417 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C_CCU2C_S1_1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y6/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:74.40-74.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4595 ],
            "F": [ 3489 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3483 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3421 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y6/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:74.40-74.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3483 ],
            "F": [ 3502 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4592 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3425 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y6/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:74.40-74.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4592 ],
            "F": [ 3531 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3526 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3428 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_S0_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y6/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:74.40-74.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3526 ],
            "F": [ 3451 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4589 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3431 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_S0_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1001011010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y6/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:74.40-74.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4589 ],
            "F": [ 3564 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4497 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3434 ]
          }
        },
        "$nextpnr_CCU2C_6$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "YES",
            "INITVAL": "1111111111111111",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y6/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4497 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4586 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_6$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y6/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4586 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 4363 ]
          }
        },
        "$nextpnr_CCU2C_5$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y3/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4583 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_5$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y3/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4583 ],
            "F": [ 3588 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4495 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4495 ],
            "F": [ 3593 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4580 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4580 ],
            "F": [ 3567 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3587 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3367 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3587 ],
            "F": [ 3569 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4577 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3331 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4577 ],
            "F": [ 3571 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3603 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3330 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3603 ],
            "F": [ 3575 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4574 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3329 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0110011010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4574 ],
            "F": [ 3623 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4493 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3328 ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_4$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "YES",
            "INITVAL": "1111111111111111",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4493 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4571 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_4$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4571 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 4361 ]
          }
        },
        "$nextpnr_CCU2C_3$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y4/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4568 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_3$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y4/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4568 ],
            "F": [ 3653 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4491 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4491 ],
            "F": [ 3658 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4565 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4565 ],
            "F": [ 3632 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3652 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3405 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3652 ],
            "F": [ 3634 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4562 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3335 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4562 ],
            "F": [ 3636 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3670 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3334 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3670 ],
            "F": [ 3638 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4559 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3333 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0110011010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4559 ],
            "F": [ 3675 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4489 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3332 ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_2$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "YES",
            "INITVAL": "1111111111111111",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4489 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4556 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_2$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4556 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 4361 ]
          }
        },
        "$nextpnr_CCU2C_1$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y5/SLICEB.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4553 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_1$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y5/SLICEB.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4553 ],
            "F": [ 3902 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4487 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_C_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y5/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4487 ],
            "F": [ 3768 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4550 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3893 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_C_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y5/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4550 ],
            "F": [ 3887 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3875 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3891 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_6_C_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y5/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3875 ],
            "F": [ 3860 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4547 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3866 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_6_C_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y5/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4547 ],
            "F": [ 3857 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3851 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3864 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_4_C_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y5/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3851 ],
            "F": [ 3837 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4544 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3841 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_4_C_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y5/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4544 ],
            "F": [ 3831 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3850 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3840 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_D_CCU2C_S0$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y5/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3850 ],
            "F": [ 3881 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4541 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3958 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_D_CCU2C_S0$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y5/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4541 ],
            "F": [ 3910 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3949 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3957 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_2_D_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y5/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3949 ],
            "F": [ 3936 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4538 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3940 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_2_D_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y5/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4538 ],
            "F": [ 3884 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3928 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3939 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_1_D_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y5/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3928 ],
            "F": [ 3915 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4535 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3919 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_1_D_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y5/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4535 ],
            "F": [ 3834 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3807 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3918 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_11_C_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y5/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3807 ],
            "F": [ 3793 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4532 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3797 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_11_C_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y5/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4532 ],
            "F": [ 3790 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 3806 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3796 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_1_C_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y5/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 3806 ],
            "F": [ 3787 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4529 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3814 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_1_C_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1001011010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y5/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4529 ],
            "F": [ 3829 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4485 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3813 ]
          }
        },
        "$nextpnr_CCU2C_0$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "YES",
            "INITVAL": "1111111111111111",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y5/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4485 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4526 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_0$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y5/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4526 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 4363 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$DPRAM_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y2/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3347 ],
            "WCK": [ 4706 ],
            "WRE": [ 3336 ],
            "WAD3": [ 4399 ],
            "WAD2": [ 4398 ],
            "WAD1": [ 4397 ],
            "WAD0": [ 4396 ],
            "WD": [ 4402 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$DPRAM_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y2/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3346 ],
            "WCK": [ 4706 ],
            "WRE": [ 3336 ],
            "WAD3": [ 4399 ],
            "WAD2": [ 4398 ],
            "WAD1": [ 4397 ],
            "WAD0": [ 4396 ],
            "WD": [ 4400 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$RAMW_SLICE": {
          "hide_name": 0,
          "type": "TRELLIS_RAMW",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y3/SLICEC.RAMW"
          },
          "port_directions": {
            "WADO3": "output",
            "WADO2": "output",
            "WADO1": "output",
            "WADO0": "output",
            "WDO3": "output",
            "WDO2": "output",
            "WDO1": "output",
            "WDO0": "output",
            "D1": "input",
            "C1": "input",
            "B1": "input",
            "A1": "input",
            "D0": "input",
            "C0": "input",
            "B0": "input",
            "A0": "input"
          },
          "connections": {
            "WADO3": [ 4384 ],
            "WADO2": [ 4383 ],
            "WADO1": [ 4382 ],
            "WADO0": [ 4381 ],
            "WDO3": [ 4391 ],
            "WDO2": [ 4389 ],
            "WDO1": [ 4387 ],
            "WDO0": [ 4385 ],
            "D1": [ 3320 ],
            "C1": [ 3316 ],
            "B1": [ 3322 ],
            "A1": [ 3318 ],
            "D0": [ 3332 ],
            "C0": [ 3334 ],
            "B0": [ 3333 ],
            "A0": [ 3335 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$RAMW_BLOCK1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y3/SLICEC.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$RAMW_BLOCK0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y3/SLICEC.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$DPRAM_COMB3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y3/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3354 ],
            "WCK": [ 4706 ],
            "WRE": [ 3355 ],
            "WAD3": [ 4384 ],
            "WAD2": [ 4383 ],
            "WAD1": [ 4382 ],
            "WAD0": [ 4381 ],
            "WD": [ 4391 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$DPRAM_COMB2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y3/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3353 ],
            "WCK": [ 4706 ],
            "WRE": [ 3355 ],
            "WAD3": [ 4384 ],
            "WAD2": [ 4383 ],
            "WAD1": [ 4382 ],
            "WAD0": [ 4381 ],
            "WD": [ 4389 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$DPRAM_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y3/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3352 ],
            "WCK": [ 4706 ],
            "WRE": [ 3355 ],
            "WAD3": [ 4384 ],
            "WAD2": [ 4383 ],
            "WAD1": [ 4382 ],
            "WAD0": [ 4381 ],
            "WD": [ 4387 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$DPRAM_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y3/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3351 ],
            "WCK": [ 4706 ],
            "WRE": [ 3355 ],
            "WAD3": [ 4384 ],
            "WAD2": [ 4383 ],
            "WAD1": [ 4382 ],
            "WAD0": [ 4381 ],
            "WD": [ 4385 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$RAMW_SLICE": {
          "hide_name": 0,
          "type": "TRELLIS_RAMW",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y2/SLICEC.RAMW"
          },
          "port_directions": {
            "WADO3": "output",
            "WADO2": "output",
            "WADO1": "output",
            "WADO0": "output",
            "WDO3": "output",
            "WDO2": "output",
            "WDO1": "output",
            "WDO0": "output",
            "D1": "input",
            "C1": "input",
            "B1": "input",
            "A1": "input",
            "D0": "input",
            "C0": "input",
            "B0": "input",
            "A0": "input"
          },
          "connections": {
            "WADO3": [ 4369 ],
            "WADO2": [ 4368 ],
            "WADO1": [ 4367 ],
            "WADO0": [ 4366 ],
            "WDO3": [ 4376 ],
            "WDO2": [ 4374 ],
            "WDO1": [ 4372 ],
            "WDO0": [ 4370 ],
            "D1": [ 3342 ],
            "C1": [ 3338 ],
            "B1": [ 3344 ],
            "A1": [ 3340 ],
            "D0": [ 3332 ],
            "C0": [ 3334 ],
            "B0": [ 3333 ],
            "A0": [ 3335 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$RAMW_BLOCK1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y2/SLICEC.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$RAMW_BLOCK0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y2/SLICEC.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$DPRAM_COMB3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y2/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3385 ],
            "WCK": [ 4706 ],
            "WRE": [ 3355 ],
            "WAD3": [ 4369 ],
            "WAD2": [ 4368 ],
            "WAD1": [ 4367 ],
            "WAD0": [ 4366 ],
            "WD": [ 4376 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$DPRAM_COMB2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y2/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3384 ],
            "WCK": [ 4706 ],
            "WRE": [ 3355 ],
            "WAD3": [ 4369 ],
            "WAD2": [ 4368 ],
            "WAD1": [ 4367 ],
            "WAD0": [ 4366 ],
            "WD": [ 4374 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$DPRAM_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y2/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3383 ],
            "WCK": [ 4706 ],
            "WRE": [ 3355 ],
            "WAD3": [ 4369 ],
            "WAD2": [ 4368 ],
            "WAD1": [ 4367 ],
            "WAD0": [ 4366 ],
            "WD": [ 4372 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$DPRAM_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y2/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3382 ],
            "WCK": [ 4706 ],
            "WRE": [ 3355 ],
            "WAD3": [ 4369 ],
            "WAD2": [ 4368 ],
            "WAD1": [ 4367 ],
            "WAD0": [ 4366 ],
            "WD": [ 4370 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y3/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3069 ],
            "M": [ 2752 ],
            "F1": [ 3106 ],
            "F": [ 3107 ],
            "D": [ 3109 ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.data_latch_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y2/SLICEB.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 3713 ],
            "LSR": [ 2199 ],
            "Q": [ 4103 ],
            "CLK": [ 4706 ],
            "CE": [ 4013 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y3/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3110 ],
            "D": [ 3030 ],
            "C": [ 3023 ],
            "B": [ 3027 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.data_latch_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y2/SLICEB.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 3716 ],
            "LSR": [ 2199 ],
            "Q": [ 4101 ],
            "CLK": [ 4706 ],
            "CE": [ 4013 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$RAMW_BLOCK0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y2/SLICEC.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y3/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3109 ],
            "D": [ 2495 ],
            "C": [ 2831 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_11": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3794 ],
            "D": [ 3770 ],
            "C": [ 3793 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_10": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3791 ],
            "D": [ 3770 ],
            "C": [ 3790 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y3/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3146 ],
            "D": [ 3030 ],
            "C": [ 3023 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3788 ],
            "D": [ 3770 ],
            "C": [ 3787 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y4/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3785 ],
            "D": [ 3770 ],
            "C": [ 3768 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y3/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3147 ],
            "M": [ 3146 ],
            "F1": [ 3144 ],
            "F": [ 3145 ],
            "D": [ 2090 ],
            "C": [ 2831 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y3/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3144 ],
            "D": [ 2508 ],
            "C": [ 2090 ],
            "B": [ 2831 ],
            "A": [ 3027 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0100000001010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3766 ],
            "D": [ 3749 ],
            "C": [ 3747 ],
            "B": [ 3740 ],
            "A": [ 3722 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1110001011110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3984 ],
            "M": [ 3770 ],
            "F1": [ 3766 ],
            "F": [ 3764 ],
            "D": [ 3749 ],
            "C": [ 3747 ],
            "B": [ 3740 ],
            "A": [ 3722 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y2/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3151 ],
            "M": [ 3146 ],
            "F1": [ 3149 ],
            "F": [ 3150 ],
            "D": [ 2831 ],
            "C": [ 2163 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1110000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y2/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3149 ],
            "D": [ 2508 ],
            "C": [ 2831 ],
            "B": [ 3027 ],
            "A": [ 2163 ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4511 ],
            "F": [ 2442 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4655 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_13$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y4/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4658 ],
            "F": [ 2437 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4511 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_send_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y3/SLICEB.FF1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3719 ],
            "LSR": [ 2199 ],
            "DI": [ 3380 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y2/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3114 ],
            "D": [ 3030 ],
            "C": [ 3023 ],
            "B": [ 3027 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_send_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y2/SLICED.FF1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3716 ],
            "LSR": [ 2199 ],
            "DI": [ 3368 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_4_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y2/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3135 ],
            "D": [ 3030 ],
            "C": [ 3023 ],
            "B": [ 3027 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y2/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3136 ],
            "D": [ 3135 ],
            "C": [ 2508 ],
            "B": [ 2831 ],
            "A": [ 2094 ]
          }
        },
        "myuart.tx_gen.tx_send_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y2/SLICEA.FF1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3713 ],
            "LSR": [ 2199 ],
            "DI": [ 3372 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y3/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3129 ],
            "D": [ 3030 ],
            "C": [ 3023 ],
            "B": [ 3027 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y3/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3130 ],
            "D": [ 3129 ],
            "C": [ 2508 ],
            "B": [ 2831 ],
            "A": [ 2160 ]
          }
        },
        "myuart.tx_gen.tx_send_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y2/SLICEB.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3710 ],
            "LSR": [ 2199 ],
            "DI": [ 3389 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y3/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3123 ],
            "D": [ 3030 ],
            "C": [ 3023 ],
            "B": [ 3027 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1000100010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3124 ],
            "D": [ 3123 ],
            "C": [ 2086 ],
            "B": [ 2508 ],
            "A": [ 2831 ]
          }
        },
        "myuart.tx_gen.tx_send_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y2/SLICEA.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3707 ],
            "LSR": [ 2199 ],
            "DI": [ 3401 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0011000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y3/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3117 ],
            "D": [ 3030 ],
            "C": [ 3023 ],
            "B": [ 3027 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y3/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3118 ],
            "D": [ 3117 ],
            "C": [ 2508 ],
            "B": [ 2831 ],
            "A": [ 2098 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y2/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3115 ],
            "D": [ 3114 ],
            "C": [ 2508 ],
            "B": [ 2831 ],
            "A": [ 2165 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y3/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3112 ],
            "D": [ 3110 ],
            "C": [ 2508 ],
            "B": [ 2831 ],
            "A": [ 2168 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y3/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3106 ],
            "D": [ 2634 ],
            "C": [ 3110 ],
            "B": [ 3109 ],
            "A": [ 2486 ]
          }
        },
        "$nextpnr_CCU2C_13$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y4/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4658 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_send_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y2/SLICEA.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3704 ],
            "LSR": [ 2199 ],
            "DI": [ 3393 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.tx_gen.tx_send_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y2/SLICEA.FF1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3701 ],
            "LSR": [ 2199 ],
            "DI": [ 3397 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.tx_gen.tx_send_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y2/SLICED.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3698 ],
            "LSR": [ 2199 ],
            "DI": [ 3376 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.tx_gen.txuart.data_latch_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y2/SLICED.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 3698 ],
            "LSR": [ 2199 ],
            "Q": [ 4099 ],
            "CLK": [ 4706 ],
            "CE": [ 4013 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3068 ],
            "M": [ 2752 ],
            "F1": [ 3085 ],
            "F": [ 3086 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.data_latch_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y2/SLICEC.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 3701 ],
            "LSR": [ 2199 ],
            "Q": [ 4097 ],
            "CLK": [ 4706 ],
            "CE": [ 4013 ]
          }
        },
        "myuart.tx_gen.txuart.data_latch_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y2/SLICEC.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 3704 ],
            "LSR": [ 2199 ],
            "Q": [ 4095 ],
            "CLK": [ 4706 ],
            "CE": [ 4013 ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y3/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3640 ],
            "D": [ 3332 ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.data_latch_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y2/SLICEB.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 3710 ],
            "LSR": [ 2199 ],
            "Q": [ 4093 ],
            "CLK": [ 4706 ],
            "CE": [ 4013 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y3/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "FXB": "input",
            "FXA": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3070 ],
            "M": [ 3069 ],
            "FXB": [ 3068 ],
            "FXA": [ 3067 ],
            "F": [ 3085 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_14$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4661 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 4361 ]
          }
        },
        "myuart.tx_gen.txuart.data_latch_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y2/SLICEC.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 3707 ],
            "LSR": [ 2199 ],
            "Q": [ 4091 ],
            "CLK": [ 4706 ],
            "CE": [ 4013 ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y4/SLICEA.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3940 ],
            "LSR": [ 2199 ],
            "DI": [ 3937 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICEA.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3957 ],
            "LSR": [ 2199 ],
            "DI": [ 3911 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICEA.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3958 ],
            "LSR": [ 2199 ],
            "DI": [ 3882 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y3/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3067 ],
            "M": [ 2752 ],
            "F1": [ 3072 ],
            "F": [ 3073 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y3/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3072 ],
            "D": [ 2634 ],
            "C": [ 2498 ],
            "B": [ 2508 ],
            "A": [ 2827 ]
          }
        },
        "$nextpnr_CCU2C_14$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "YES",
            "INITVAL": "1111111111111111",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4513 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4661 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_12$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "YES",
            "INITVAL": "1111111111111111",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4509 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4646 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0110011010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4649 ],
            "F": [ 2472 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4509 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2117 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICEC.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3840 ],
            "LSR": [ 2199 ],
            "DI": [ 3832 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$DPRAM_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y3/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2186 ],
            "WCK": [ 4706 ],
            "WRE": [ 2194 ],
            "WAD3": [ 4429 ],
            "WAD2": [ 4428 ],
            "WAD1": [ 4427 ],
            "WAD0": [ 4426 ],
            "WD": [ 4430 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y2/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3046 ],
            "M": [ 2634 ],
            "F1": [ 3049 ],
            "F": [ 3050 ],
            "D": [ 2495 ],
            "C": [ 2603 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICEB.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3841 ],
            "LSR": [ 2199 ],
            "DI": [ 3838 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y3/SLICEB.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3864 ],
            "LSR": [ 2199 ],
            "DI": [ 3858 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y2/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3049 ],
            "D": [ 2495 ],
            "C": [ 2603 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0110011010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4664 ],
            "F": [ 2405 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4513 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2109 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2452 ],
            "F": [ 2415 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4649 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2119 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y3/SLICEB.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3866 ],
            "LSR": [ 2199 ],
            "DI": [ 3861 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y4/SLICEA.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3891 ],
            "LSR": [ 2199 ],
            "DI": [ 3888 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y2/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3039 ],
            "M": [ 2634 ],
            "F1": [ 3036 ],
            "F": [ 3038 ],
            "D": [ 2495 ],
            "C": [ 2603 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2385 ],
            "F": [ 2357 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4664 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2111 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1011000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y2/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "FXB": "input",
            "FXA": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3047 ],
            "M": [ 2752 ],
            "FXB": [ 3039 ],
            "FXA": [ 3046 ],
            "F": [ 3036 ],
            "D": [ 3034 ],
            "C": [ 2495 ],
            "B": [ 2486 ],
            "A": [ 2603 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y2/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3032 ],
            "D": [ 2984 ],
            "C": [ 3034 ],
            "B": [ 2620 ],
            "A": [ 2504 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y2/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3021 ],
            "D": [ 3032 ],
            "C": [ 2752 ],
            "B": [ 2634 ],
            "A": [ 2620 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y2/SLICEA.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3030 ],
            "LSR": [ 2199 ],
            "DI": [ 3029 ],
            "CLK": [ 4706 ],
            "CE": [ 3021 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y2/SLICEA.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3027 ],
            "LSR": [ 2199 ],
            "DI": [ 3025 ],
            "CLK": [ 4706 ],
            "CE": [ 3021 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y4/SLICEA.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3023 ],
            "LSR": [ 2199 ],
            "DI": [ 3022 ],
            "CLK": [ 4706 ],
            "CE": [ 3021 ]
          }
        },
        "myuart.rx_gen.rx_sync_pipe_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "SET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y3/SLICED.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input"
          },
          "connections": {
            "M": [ 4356 ],
            "LSR": [ 2199 ],
            "Q": [ 3019 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICEB.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3814 ],
            "LSR": [ 2199 ],
            "DI": [ 3788 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICEB.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3796 ],
            "LSR": [ 2199 ],
            "DI": [ 3791 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y4/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2993 ],
            "D": [ 2235 ],
            "C": [ 2495 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_C_3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y3/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2127 ],
            "D": [ 2235 ],
            "C": [ 2999 ],
            "B": [ 2495 ],
            "A": [ 2420 ]
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_C_2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y4/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2194 ],
            "D": [ 2235 ],
            "C": [ 2999 ],
            "B": [ 2495 ],
            "A": [ 2420 ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICEA.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3797 ],
            "LSR": [ 2199 ],
            "DI": [ 3794 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$RAMW_SLICE": {
          "hide_name": 0,
          "type": "TRELLIS_RAMW",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y2/SLICEC.RAMW"
          },
          "port_directions": {
            "WADO3": "output",
            "WADO2": "output",
            "WADO1": "output",
            "WADO0": "output",
            "WDO3": "output",
            "WDO2": "output",
            "WDO1": "output",
            "WDO0": "output",
            "D1": "input",
            "C1": "input",
            "B1": "input",
            "A1": "input",
            "D0": "input",
            "C0": "input",
            "B0": "input",
            "A0": "input"
          },
          "connections": {
            "WADO3": [ 4414 ],
            "WADO2": [ 4413 ],
            "WADO1": [ 4412 ],
            "WADO0": [ 4411 ],
            "WDO3": [ 4421 ],
            "WDO2": [ 4419 ],
            "WDO1": [ 4417 ],
            "WDO0": [ 4415 ],
            "D1": [ 3320 ],
            "C1": [ 3316 ],
            "B1": [ 3322 ],
            "A1": [ 3318 ],
            "D0": [ 3332 ],
            "C0": [ 3334 ],
            "B0": [ 3333 ],
            "A0": [ 3335 ]
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y5/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2197 ],
            "D": [ 2235 ],
            "C": [ 2999 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y3/SLICEB.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3918 ],
            "LSR": [ 2199 ],
            "DI": [ 3835 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICEA.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3919 ],
            "LSR": [ 2199 ],
            "DI": [ 3916 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y5/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2414 ],
            "D": [ 2235 ],
            "C": [ 2999 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICEB.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3939 ],
            "LSR": [ 2199 ],
            "DI": [ 3885 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q_DI_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0011000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y5/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2999 ],
            "D": [ 2997 ],
            "C": [ 2992 ],
            "B": [ 2202 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y4/SLICEB.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2486 ],
            "LSR": [ 2993 ],
            "DI": [ 2992 ],
            "CLK": [ 4706 ],
            "CE": [ 2991 ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y4/SLICEC.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3893 ],
            "LSR": [ 2199 ],
            "DI": [ 3785 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y3/SLICEB.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3813 ],
            "LSR": [ 2199 ],
            "DI": [ 3955 ],
            "CLK": [ 4706 ],
            "CE": [ 3984 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y3/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2620 ],
            "D": [ 2831 ],
            "C": [ 2827 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y2/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4029 ],
            "D": [ 4023 ],
            "C": [ 3980 ],
            "B": [ 4022 ],
            "A": [ 4020 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y2/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2984 ],
            "D": [ 2486 ],
            "C": [ 2508 ],
            "B": [ 2831 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2969 ],
            "D": [ 2583 ],
            "C": [ 2584 ],
            "B": [ 2565 ],
            "A": [ 2566 ]
          }
        },
        "uart_tx_data_in_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y2/SLICEC.FF0",
            "src": "echo.v:40.2-70.5|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 4190 ],
            "LSR": [  ],
            "Q": [ 3338 ],
            "CLK": [ 4706 ],
            "CE": [ 4282 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$DPRAM_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y3/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2181 ],
            "WCK": [ 4706 ],
            "WRE": [ 2194 ],
            "WAD3": [ 4429 ],
            "WAD2": [ 4428 ],
            "WAD1": [ 4427 ],
            "WAD0": [ 4426 ],
            "WD": [ 4432 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y3/SLICED.FF0",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3332 ],
            "LSR": [ 2199 ],
            "DI": [ 3640 ],
            "CLK": [ 4706 ],
            "CE": [ 3410 ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICEB.FF1",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3333 ],
            "LSR": [ 2199 ],
            "DI": [ 3638 ],
            "CLK": [ 4706 ],
            "CE": [ 3410 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2752 ],
            "M": [ 2969 ],
            "F1": [ 2967 ],
            "F": [ 2968 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2967 ],
            "D": [ 2546 ],
            "C": [ 2548 ],
            "B": [ 2525 ],
            "A": [ 2527 ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4667 ],
            "F": [ 2355 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2385 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2113 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICEC.FF0",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3334 ],
            "LSR": [ 2199 ],
            "DI": [ 3636 ],
            "CLK": [ 4706 ],
            "CE": [ 3410 ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICEC.FF1",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3335 ],
            "LSR": [ 2199 ],
            "DI": [ 3634 ],
            "CLK": [ 4706 ],
            "CE": [ 3410 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y2/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2878 ],
            "D": [ 2786 ],
            "C": [ 2787 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y4/SLICED.FF0",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3405 ],
            "LSR": [ 2199 ],
            "DI": [ 3632 ],
            "CLK": [ 4706 ],
            "CE": [ 3410 ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0011000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y2/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4031 ],
            "D": [ 4023 ],
            "C": [ 3980 ],
            "B": [ 4022 ],
            "A": [  ]
          }
        },
        "state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y5/SLICEA.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 4202 ],
            "LSR": [  ],
            "DI": [ 4218 ],
            "CLK": [ 4706 ]
          }
        },
        "uart_tx_start_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y5/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4324 ],
            "D": [ 4202 ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y2/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:173.41-174.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2926 ],
            "M": [ 2680 ],
            "F1": [ 2941 ],
            "F": [ 2942 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y4/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3573 ],
            "D": [ 3328 ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y2/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4027 ],
            "D": [ 4023 ],
            "C": [ 3980 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y2/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 4026 ],
            "M": [ 3770 ],
            "F1": [ 4033 ],
            "F": [ 4034 ],
            "D": [ 4036 ],
            "C": [ 3747 ],
            "B": [ 3740 ],
            "A": [ 3980 ]
          }
        },
        "state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y5/SLICEA.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 4208 ],
            "LSR": [  ],
            "DI": [ 4209 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y2/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:175.41-176.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "FXB": "input",
            "FXA": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2877 ],
            "M": [ 2678 ],
            "FXB": [ 2926 ],
            "FXA": [ 2925 ],
            "F": [ 2941 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2369 ],
            "F": [ 2353 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4667 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2115 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y2/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:168.39-169.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2925 ],
            "M": [ 2680 ],
            "F1": [ 2928 ],
            "F": [ 2929 ],
            "D": [ 2698 ],
            "C": [ 2700 ],
            "B": [ 2718 ],
            "A": [ 2720 ]
          }
        },
        "uart_tx_data_in_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y4/SLICEB.FF0",
            "src": "echo.v:40.2-70.5|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 4193 ],
            "LSR": [  ],
            "Q": [ 3322 ],
            "CLK": [ 4706 ],
            "CE": [ 4282 ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y2/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4036 ],
            "D": [ 4024 ],
            "C": [ 3980 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y5/SLICEA.FF1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 4213 ],
            "LSR": [  ],
            "DI": [ 4214 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000111111001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 4044 ],
            "M": [ 3770 ],
            "F1": [ 4042 ],
            "F": [ 4043 ],
            "D": [ 3747 ],
            "C": [ 2495 ],
            "B": [ 3740 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y2/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:170.39-171.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "FXB": "input",
            "FXA": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2634 ],
            "M": [ 2878 ],
            "FXB": [ 2877 ],
            "FXA": [ 2876 ],
            "F": [ 2928 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4670 ],
            "F": [ 2351 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2369 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2141 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4652 ],
            "F": [ 2424 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2452 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2121 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$RAMW_BLOCK0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y3/SLICEC.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010111111101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y3/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4042 ],
            "D": [ 3747 ],
            "C": [ 2495 ],
            "B": [ 3740 ],
            "A": [ 3722 ]
          }
        },
        "uart_tx_start_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3566 ],
            "D": [ 3440 ],
            "C": [ 3410 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_tx_data_in_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y4/SLICEB.FF1",
            "src": "echo.v:40.2-70.5|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 4196 ],
            "LSR": [  ],
            "Q": [ 3320 ],
            "CLK": [ 4706 ],
            "CE": [ 4282 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y2/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:163.39-164.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2881 ],
            "M": [ 2680 ],
            "F1": [ 2904 ],
            "F": [ 2905 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y2/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 4048 ],
            "M": [ 3770 ],
            "F1": [ 4046 ],
            "F": [ 4047 ],
            "D": [ 2495 ],
            "C": [ 3980 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y2/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4046 ],
            "D": [ 4024 ],
            "C": [ 2495 ],
            "B": [ 3980 ],
            "A": [ 3977 ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4515 ],
            "F": [ 2375 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4670 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$RAMW_BLOCK1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y3/SLICEC.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y2/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:165.39-166.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "FXB": "input",
            "FXA": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2876 ],
            "M": [ 2678 ],
            "FXB": [ 2881 ],
            "FXA": [ 2880 ],
            "F": [ 2904 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_15$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y2/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4673 ],
            "F": [ 2370 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4515 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_15$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y2/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4673 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y2/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4040 ],
            "D": [ 3770 ],
            "C": [ 4013 ],
            "B": [ 2495 ],
            "A": [ 3977 ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y2/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4038 ],
            "D": [ 3770 ],
            "C": [ 4036 ],
            "B": [ 2495 ],
            "A": [ 3722 ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y2/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4033 ],
            "D": [ 4036 ],
            "C": [ 3747 ],
            "B": [ 3740 ],
            "A": [ 3980 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y2/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:158.39-159.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2880 ],
            "M": [ 2680 ],
            "F1": [ 2883 ],
            "F": [ 2884 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_16$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y4/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4676 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 4361 ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y2/SLICEB.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4022 ],
            "LSR": [ 2199 ],
            "DI": [ 4031 ],
            "CLK": [ 4706 ],
            "CE": [ 4026 ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y2/SLICEB.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4020 ],
            "LSR": [ 2199 ],
            "DI": [ 4029 ],
            "CLK": [ 4706 ],
            "CE": [ 4026 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$RAMW_SLICE": {
          "hide_name": 0,
          "type": "TRELLIS_RAMW",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y3/SLICEC.RAMW"
          },
          "port_directions": {
            "WADO3": "output",
            "WADO2": "output",
            "WADO1": "output",
            "WADO0": "output",
            "WDO3": "output",
            "WDO2": "output",
            "WDO1": "output",
            "WDO0": "output",
            "D1": "input",
            "C1": "input",
            "B1": "input",
            "A1": "input",
            "D0": "input",
            "C0": "input",
            "B0": "input",
            "A0": "input"
          },
          "connections": {
            "WADO3": [ 4429 ],
            "WADO2": [ 4428 ],
            "WADO1": [ 4427 ],
            "WADO0": [ 4426 ],
            "WDO3": [ 4436 ],
            "WDO2": [ 4434 ],
            "WDO1": [ 4432 ],
            "WDO0": [ 4430 ],
            "D1": [ 2165 ],
            "C1": [ 2160 ],
            "B1": [ 2168 ],
            "A1": [ 2163 ],
            "D0": [ 2117 ],
            "C0": [ 2121 ],
            "B0": [ 2119 ],
            "A0": [ 2123 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y2/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:160.39-161.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2883 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_16$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "YES",
            "INITVAL": "1111111111111111",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y4/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4517 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4676 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2436 ],
            "F": [ 2422 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4652 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2123 ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_12$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4646 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 4361 ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4655 ],
            "F": [ 2419 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2436 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2420 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICEB.FF1",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3329 ],
            "LSR": [ 2199 ],
            "DI": [ 3575 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y4/SLICEA.FF0",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3328 ],
            "LSR": [ 2199 ],
            "DI": [ 3573 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICEC.FF0",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3330 ],
            "LSR": [ 2199 ],
            "DI": [ 3571 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICEC.FF1",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3331 ],
            "LSR": [ 2199 ],
            "DI": [ 3569 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2840 ],
            "M": [ 2522 ],
            "F1": [ 2838 ],
            "F": [ 2839 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0001010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y3/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "FXB": "input",
            "FXA": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2874 ],
            "M": [ 2752 ],
            "FXB": [ 2840 ],
            "FXA": [ 2844 ],
            "F": [ 2838 ],
            "D": [ 2634 ],
            "C": [ 2508 ],
            "B": [ 2827 ],
            "A": [ 2603 ]
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y3/SLICED.FF0",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3367 ],
            "LSR": [ 2199 ],
            "DI": [ 3567 ],
            "CLK": [ 4706 ],
            "CE": [ 3566 ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y2/SLICEA.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4023 ],
            "LSR": [ 2199 ],
            "DI": [ 4027 ],
            "CLK": [ 4706 ],
            "CE": [ 4026 ]
          }
        },
        "rst_n_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y6/SLICEA.FF0",
            "src": "echo.v:26.2-30.5|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 2495 ],
            "LSR": [  ],
            "DI": [ 4363 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.tx_gen.txuart.bit_index_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y2/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4024 ],
            "D": [ 4023 ],
            "C": [ 4022 ],
            "B": [ 4020 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z_PFUMX_C0_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y3/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2844 ],
            "M": [ 2522 ],
            "F1": [ 2842 ],
            "F": [ 2843 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y3/SLICEA.FF0",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3747 ],
            "LSR": [ 2199 ],
            "DI": [ 3566 ],
            "CLK": [ 4706 ],
            "CE": [ 4015 ]
          }
        },
        "uart_tx_start_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y5/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4314 ],
            "D": [ 3434 ],
            "C": [ 3431 ],
            "B": [ 3428 ],
            "A": [ 3425 ]
          }
        },
        "uart_tx_data_in_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y4/SLICEA.FF1",
            "src": "echo.v:40.2-70.5|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 4199 ],
            "LSR": [  ],
            "Q": [ 3318 ],
            "CLK": [ 4706 ],
            "CE": [ 4282 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y2/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4013 ],
            "D": [ 3747 ],
            "C": [ 3740 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z_PFUMX_C0_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y3/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2842 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_S0_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0110011010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y4/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:137.44-137.62|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4679 ],
            "F": [ 2300 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4517 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2205 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_S0_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y4/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:137.44-137.62|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2261 ],
            "F": [ 2301 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4679 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2217 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$DPRAM_COMB2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y4/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2132 ],
            "WCK": [ 4706 ],
            "WRE": [ 2194 ],
            "WAD3": [ 4444 ],
            "WAD2": [ 4443 ],
            "WAD1": [ 4442 ],
            "WAD0": [ 4441 ],
            "WD": [ 4449 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y3/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2520 ],
            "D": [ 2831 ],
            "C": [ 2827 ],
            "B": [ 2603 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y4/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:137.44-137.62|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4682 ],
            "F": [ 2267 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2261 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2214 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3996 ],
            "D": [ 3957 ],
            "C": [ 3958 ],
            "B": [ 3840 ],
            "A": [ 3841 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_3_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y2/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2816 ],
            "M": [ 2752 ],
            "F1": [ 2814 ],
            "F": [ 2815 ],
            "D": [ 2600 ],
            "C": [ 2620 ],
            "B": [ 2603 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_3_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y2/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2814 ],
            "D": [ 2634 ],
            "C": [ 2600 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y4/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:137.44-137.62|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2262 ],
            "F": [ 2229 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4682 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2211 ],
            "A": [  ]
          }
        },
        "uart_tx_start_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1101000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y5/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3410 ],
            "D": [ 4314 ],
            "C": [ 4312 ],
            "B": [ 3421 ],
            "A": [ 3417 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000110000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2808 ],
            "M": [ 2752 ],
            "F1": [ 2806 ],
            "F": [ 2807 ],
            "D": [ 2620 ],
            "C": [ 2583 ],
            "B": [ 2603 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0010001000100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y3/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2806 ],
            "D": [ 2634 ],
            "C": [ 2620 ],
            "B": [ 2583 ],
            "A": [ 2603 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y4/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:137.44-137.62|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4685 ],
            "F": [ 2306 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2262 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2208 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1100110000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y4/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:137.44-137.62|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4519 ],
            "F": [ 2319 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4685 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 2202 ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_17$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y4/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4688 ],
            "F": [ 2343 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4519 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rst_n_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y3/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2199 ],
            "D": [ 2495 ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_tx_data_in_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y2/SLICEA.FF0",
            "src": "echo.v:40.2-70.5|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 4184 ],
            "LSR": [  ],
            "Q": [ 3316 ],
            "CLK": [ 4706 ],
            "CE": [ 4282 ]
          }
        },
        "clk$tr_io": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DATAMUX_MDDR": "PADDO",
            "DATAMUX_ODDR": "PADDO",
            "DIR": "INPUT"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "X0/Y68/PIOC",
            "hdlname": "myuart tx_gen.txuart clk",
            "src": "tx_uart.v:6.11-6.14",
            "LOC": "P6",
            "IO_TYPE": "LVCMOS33"
          },
          "port_directions": {
            "IOLTO": "input",
            "IOLDO": "input",
            "O": "output",
            "T": "input",
            "I": "input",
            "B": "inout"
          },
          "connections": {
            "IOLTO": [  ],
            "IOLDO": [  ],
            "O": [ 4358 ],
            "T": [  ],
            "I": [  ],
            "B": [ 2075 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y4/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3990 ],
            "M": [ 3996 ],
            "F1": [ 3994 ],
            "F": [ 3995 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y4/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3994 ],
            "D": [ 3864 ],
            "C": [ 3866 ],
            "B": [ 3891 ],
            "A": [ 3893 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$DPRAM_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y2/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2169 ],
            "WCK": [ 4706 ],
            "WRE": [ 2127 ],
            "WAD3": [ 4459 ],
            "WAD2": [ 4458 ],
            "WAD1": [ 4457 ],
            "WAD0": [ 4456 ],
            "WD": [ 4460 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$RAMW_BLOCK1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y3/SLICEC.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_6": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y2/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2784 ],
            "D": [ 2634 ],
            "C": [ 2783 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_5": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2781 ],
            "D": [ 2634 ],
            "C": [ 2735 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y3/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2779 ],
            "D": [ 2634 ],
            "C": [ 2734 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2777 ],
            "D": [ 2634 ],
            "C": [ 2715 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y2/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2775 ],
            "D": [ 2634 ],
            "C": [ 2714 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "$nextpnr_CCU2C_17$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y4/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4688 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3989 ],
            "D": [ 3918 ],
            "C": [ 3919 ],
            "B": [ 3939 ],
            "A": [ 3940 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y3/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2773 ],
            "D": [ 2543 ],
            "C": [ 2520 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y2/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2767 ],
            "D": [ 2634 ],
            "C": [ 2766 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "$nextpnr_CCU2C_18$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y6/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4691 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 4363 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3988 ],
            "D": [ 3813 ],
            "C": [ 3814 ],
            "B": [ 3796 ],
            "A": [ 3797 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y5/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2764 ],
            "M": [ 2752 ],
            "F1": [ 2745 ],
            "F": [ 2749 ],
            "D": [ 2542 ],
            "C": [ 2620 ],
            "B": [ 2603 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1110010011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y5/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2745 ],
            "D": [ 2634 ],
            "C": [ 2542 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_S1_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y3/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2743 ],
            "D": [ 2634 ],
            "C": [ 2695 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "myuart.uart_rx_ready_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y5/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4220 ],
            "D": [ 2997 ],
            "C": [ 2202 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3770 ],
            "D": [ 3990 ],
            "C": [ 3989 ],
            "B": [ 3988 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y3/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2741 ],
            "D": [ 2694 ],
            "C": [ 2520 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_18$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "YES",
            "INITVAL": "1111111111111111",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y6/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4521 ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4691 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$DPRAM_COMB3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y4/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2156 ],
            "WCK": [ 4706 ],
            "WRE": [ 2194 ],
            "WAD3": [ 4444 ],
            "WAD2": [ 4443 ],
            "WAD1": [ 4442 ],
            "WAD0": [ 4441 ],
            "WD": [ 4451 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.uart_rx_ready_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y5/SLICEA.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:68.164-68.215",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 4204 ],
            "LSR": [ 2199 ],
            "DI": [ 4220 ],
            "CLK": [ 4706 ]
          }
        },
        "uart_tx_start_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y5/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4323 ],
            "D": [ 2495 ],
            "C": [ 4213 ],
            "B": [ 4202 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y3/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3749 ],
            "D": [ 3980 ],
            "C": [ 3977 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.uart_rx_ready_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y5/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4218 ],
            "D": [ 2495 ],
            "C": [ 4213 ],
            "B": [ 4202 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$RAMW_BLOCK0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y3/SLICEC.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_tx_data_in_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y4/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4282 ],
            "D": [ 2495 ],
            "C": [ 4213 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.uart_rx_ready_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y5/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4214 ],
            "D": [ 2495 ],
            "C": [ 4213 ],
            "B": [ 4208 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$DPRAM_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y2/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2170 ],
            "WCK": [ 4706 ],
            "WRE": [ 2127 ],
            "WAD3": [ 4459 ],
            "WAD2": [ 4458 ],
            "WAD1": [ 4457 ],
            "WAD0": [ 4456 ],
            "WD": [ 4462 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.uart_rx_ready_LUT4_D_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1110001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y5/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4209 ],
            "D": [ 4204 ],
            "C": [ 4203 ],
            "B": [ 2495 ],
            "A": [ 4208 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y6/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3424 ],
            "D": [ 3410 ],
            "C": [ 3502 ],
            "B": [ 3501 ],
            "A": [  ]
          }
        },
        "myuart.uart_rx_ready_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1011100011111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y5/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4206 ],
            "D": [ 4204 ],
            "C": [ 4203 ],
            "B": [ 2495 ],
            "A": [ 4202 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$DPRAM_COMB3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y3/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2107 ],
            "WCK": [ 4706 ],
            "WRE": [ 2127 ],
            "WAD3": [ 4474 ],
            "WAD2": [ 4473 ],
            "WAD1": [ 4472 ],
            "WAD0": [ 4471 ],
            "WD": [ 4481 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.uart_rx_byte_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y4/SLICED.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4199 ],
            "LSR": [ 2199 ],
            "DI": [ 2147 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_4": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000111111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y5/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3430 ],
            "D": [ 3410 ],
            "C": [ 3451 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$DPRAM_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y2/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3324 ],
            "WCK": [ 4706 ],
            "WRE": [ 3336 ],
            "WAD3": [ 4414 ],
            "WAD2": [ 4413 ],
            "WAD1": [ 4412 ],
            "WAD0": [ 4411 ],
            "WD": [ 4415 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y5/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3420 ],
            "D": [ 3410 ],
            "C": [ 3489 ],
            "B": [ 3473 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0010001000100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y3/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3955 ],
            "D": [ 3770 ],
            "C": [ 3749 ],
            "B": [ 3813 ],
            "A": [ 3722 ]
          }
        },
        "myuart.uart_rx_byte_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y4/SLICED.FF1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4196 ],
            "LSR": [ 2199 ],
            "DI": [ 2142 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$DPRAM_COMB2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y3/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2105 ],
            "WCK": [ 4706 ],
            "WRE": [ 2127 ],
            "WAD3": [ 4474 ],
            "WAD2": [ 4473 ],
            "WAD1": [ 4472 ],
            "WAD0": [ 4471 ],
            "WD": [ 4479 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.uart_rx_byte_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y4/SLICEB.FF1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4193 ],
            "LSR": [ 2199 ],
            "DI": [ 2157 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.uart_rx_byte_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y3/SLICEA.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4190 ],
            "LSR": [ 2199 ],
            "DI": [ 2187 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2675 ],
            "D": [ 2563 ],
            "C": [ 2520 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.uart_rx_byte_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y3/SLICEB.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4187 ],
            "LSR": [ 2199 ],
            "DI": [ 2182 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_S0_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2802 ],
            "M": [ 2752 ],
            "F1": [ 2665 ],
            "F": [ 2669 ],
            "D": [ 2562 ],
            "C": [ 2620 ],
            "B": [ 2603 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_S0_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1110010011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2665 ],
            "D": [ 2634 ],
            "C": [ 2562 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "myuart.uart_rx_byte_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y3/SLICED.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4184 ],
            "LSR": [ 2199 ],
            "DI": [ 2152 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y5/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2822 ],
            "M": [ 2752 ],
            "F1": [ 2659 ],
            "F": [ 2663 ],
            "D": [ 2581 ],
            "C": [ 2620 ],
            "B": [ 2603 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y5/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2659 ],
            "D": [ 2634 ],
            "C": [ 2581 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$RAMW_BLOCK0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y4/SLICEC.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y5/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2804 ],
            "M": [ 2752 ],
            "F1": [ 2653 ],
            "F": [ 2657 ],
            "D": [ 2580 ],
            "C": [ 2620 ],
            "B": [ 2603 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y5/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2653 ],
            "D": [ 2634 ],
            "C": [ 2580 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "myuart.uart_rx_byte_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y2/SLICED.FF1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4181 ],
            "LSR": [ 2199 ],
            "DI": [ 2177 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$RAMW_SLICE": {
          "hide_name": 0,
          "type": "TRELLIS_RAMW",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y2/SLICEC.RAMW"
          },
          "port_directions": {
            "WADO3": "output",
            "WADO2": "output",
            "WADO1": "output",
            "WADO0": "output",
            "WDO3": "output",
            "WDO2": "output",
            "WDO1": "output",
            "WDO0": "output",
            "D1": "input",
            "C1": "input",
            "B1": "input",
            "A1": "input",
            "D0": "input",
            "C0": "input",
            "B0": "input",
            "A0": "input"
          },
          "connections": {
            "WADO3": [ 4399 ],
            "WADO2": [ 4398 ],
            "WADO1": [ 4397 ],
            "WADO0": [ 4396 ],
            "WDO3": [ 4406 ],
            "WDO2": [ 4404 ],
            "WDO1": [ 4402 ],
            "WDO0": [ 4400 ],
            "D1": [ 3342 ],
            "C1": [ 3338 ],
            "B1": [ 3344 ],
            "A1": [ 3340 ],
            "D0": [ 3332 ],
            "C0": [ 3334 ],
            "B0": [ 3333 ],
            "A0": [ 3335 ]
          }
        },
        "myuart.uart_rx_byte_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y2/SLICED.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4178 ],
            "LSR": [ 2199 ],
            "DI": [ 2192 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y4/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3937 ],
            "D": [ 3936 ],
            "C": [ 3749 ],
            "B": [ 3722 ],
            "A": [  ]
          }
        },
        "uart_rx_read_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y5/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4270 ],
            "D": [ 4208 ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_read_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100100000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y5/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4269 ],
            "D": [ 4204 ],
            "C": [ 4203 ],
            "B": [ 2495 ],
            "A": [ 4208 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$DPRAM_COMB2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y2/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2171 ],
            "WCK": [ 4706 ],
            "WRE": [ 2127 ],
            "WAD3": [ 4459 ],
            "WAD2": [ 4458 ],
            "WAD1": [ 4457 ],
            "WAD0": [ 4456 ],
            "WD": [ 4464 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$RAMW_BLOCK1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y2/SLICEC.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rx$tr_io": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DATAMUX_MDDR": "PADDO",
            "DATAMUX_ODDR": "PADDO",
            "DIR": "INPUT"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "X51/Y0/PIOA",
            "src": "echo.v:5.8-5.10",
            "hdlname": "myuart uart_rx_pin",
            "LOC": "A9",
            "IO_TYPE": "LVCMOS33"
          },
          "port_directions": {
            "IOLTO": "input",
            "IOLDO": "input",
            "O": "output",
            "T": "input",
            "I": "input",
            "B": "inout"
          },
          "connections": {
            "IOLTO": [  ],
            "IOLDO": [  ],
            "O": [ 4356 ],
            "T": [  ],
            "I": [  ],
            "B": [ 2076 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y6/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3416 ],
            "D": [ 3410 ],
            "C": [ 3457 ],
            "B": [ 3456 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.tx_started_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4169 ],
            "D": [ 3722 ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y5/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3427 ],
            "D": [ 3410 ],
            "C": [ 3452 ],
            "B": [ 3451 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.tx_started_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y3/SLICEA.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4167 ],
            "LSR": [ 2199 ],
            "DI": [ 4169 ],
            "CLK": [ 4706 ],
            "CE": [ 4130 ]
          }
        },
        "uart_rx_read_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y5/SLICEA.FF0",
            "src": "echo.v:40.2-70.5|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4253 ],
            "LSR": [  ],
            "DI": [ 4270 ],
            "CLK": [ 4706 ],
            "CE": [ 4269 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$RAMW_SLICE": {
          "hide_name": 0,
          "type": "TRELLIS_RAMW",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y2/SLICEC.RAMW"
          },
          "port_directions": {
            "WADO3": "output",
            "WADO2": "output",
            "WADO1": "output",
            "WADO0": "output",
            "WDO3": "output",
            "WDO2": "output",
            "WDO1": "output",
            "WDO0": "output",
            "D1": "input",
            "C1": "input",
            "B1": "input",
            "A1": "input",
            "D0": "input",
            "C0": "input",
            "B0": "input",
            "A0": "input"
          },
          "connections": {
            "WADO3": [ 4459 ],
            "WADO2": [ 4458 ],
            "WADO1": [ 4457 ],
            "WADO0": [ 4456 ],
            "WDO3": [ 4466 ],
            "WDO2": [ 4464 ],
            "WDO1": [ 4462 ],
            "WDO0": [ 4460 ],
            "D1": [ 2165 ],
            "C1": [ 2160 ],
            "B1": [ 2168 ],
            "A1": [ 2163 ],
            "D0": [ 2117 ],
            "C0": [ 2121 ],
            "B0": [ 2119 ],
            "A0": [ 2123 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$RAMW_BLOCK1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y2/SLICEC.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y4/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3433 ],
            "D": [ 3434 ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_read_LUT4_C_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y5/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 2997 ],
            "M": [ 2205 ],
            "F1": [ 4256 ],
            "F": [ 4257 ],
            "D": [ 2217 ],
            "C": [ 2214 ],
            "B": [ 2211 ],
            "A": [ 2208 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y4/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3916 ],
            "D": [ 3915 ],
            "C": [ 3749 ],
            "B": [ 3722 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y4/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3415 ],
            "D": [ 3440 ],
            "C": [ 3410 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y4/SLICEA.FF0",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3434 ],
            "LSR": [ 2199 ],
            "DI": [ 3433 ],
            "CLK": [ 4706 ],
            "CE": [ 3415 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$DPRAM_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y3/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2101 ],
            "WCK": [ 4706 ],
            "WRE": [ 2127 ],
            "WAD3": [ 4474 ],
            "WAD2": [ 4473 ],
            "WAD1": [ 4472 ],
            "WAD0": [ 4471 ],
            "WD": [ 4475 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y5/SLICEB.FF0",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3431 ],
            "LSR": [ 2199 ],
            "DI": [ 3430 ],
            "CLK": [ 4706 ],
            "CE": [ 3415 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y5/SLICEC.FF1",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3428 ],
            "LSR": [ 2199 ],
            "DI": [ 3427 ],
            "CLK": [ 4706 ],
            "CE": [ 3415 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y6/SLICEA.FF0",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3425 ],
            "LSR": [ 2199 ],
            "DI": [ 3424 ],
            "CLK": [ 4706 ],
            "CE": [ 3415 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y5/SLICEB.FF1",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3421 ],
            "LSR": [ 2199 ],
            "DI": [ 3420 ],
            "CLK": [ 4706 ],
            "CE": [ 3415 ]
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y6/SLICEC.FF0",
            "src": "uart.v:51.13-79.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 3417 ],
            "LSR": [ 2199 ],
            "DI": [ 3416 ],
            "CLK": [ 4706 ],
            "CE": [ 3415 ]
          }
        },
        "myuart.tx_gen.txuart.tx_started_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y3/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4015 ],
            "D": [ 3410 ],
            "C": [ 4167 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$DPRAM_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y3/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2103 ],
            "WCK": [ 4706 ],
            "WRE": [ 2127 ],
            "WAD3": [ 4474 ],
            "WAD2": [ 4473 ],
            "WAD1": [ 4472 ],
            "WAD0": [ 4471 ],
            "WD": [ 4477 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000001000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2522 ],
            "D": [ 2520 ],
            "C": [ 2486 ],
            "B": [ 2508 ],
            "A": [ 2504 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_WRE_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y3/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3355 ],
            "D": [ 3410 ],
            "C": [ 2495 ],
            "B": [ 3405 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0011000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y4/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2505 ],
            "D": [ 2495 ],
            "C": [ 2486 ],
            "B": [ 2504 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3911 ],
            "D": [ 3910 ],
            "C": [ 3749 ],
            "B": [ 3722 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_WRE_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0011000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y3/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3336 ],
            "D": [ 3410 ],
            "C": [ 2495 ],
            "B": [ 3405 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y4/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2498 ],
            "D": [ 2495 ],
            "C": [ 2486 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000001010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y2/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4150 ],
            "D": [ 4023 ],
            "C": [ 4022 ],
            "B": [ 4097 ],
            "A": [ 4093 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y2/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3401 ],
            "D": [ 3367 ],
            "C": [ 3349 ],
            "B": [ 3385 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0101001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y2/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4151 ],
            "D": [ 4023 ],
            "C": [ 4022 ],
            "B": [ 4095 ],
            "A": [ 4091 ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y6/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2417 ],
            "D": [ 2117 ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_3_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36/Y2/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3397 ],
            "D": [ 3367 ],
            "C": [ 3346 ],
            "B": [ 3382 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0101000000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y2/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4155 ],
            "D": [ 4023 ],
            "C": [ 4022 ],
            "B": [ 4101 ],
            "A": [ 4105 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_2_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y2/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3393 ],
            "D": [ 3367 ],
            "C": [ 3347 ],
            "B": [ 3383 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0001000100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y2/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4156 ],
            "D": [ 4023 ],
            "C": [ 4099 ],
            "B": [ 4103 ],
            "A": [ 4022 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_1_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y2/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3389 ],
            "D": [ 3367 ],
            "C": [ 3348 ],
            "B": [ 3384 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.data_latch_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y2/SLICEC.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 3719 ],
            "LSR": [ 2199 ],
            "Q": [ 4105 ],
            "CLK": [ 4706 ],
            "CE": [ 4013 ]
          }
        },
        "uart_tx_data_in_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y2/SLICED.FF0",
            "src": "echo.v:40.2-70.5|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 4178 ],
            "LSR": [  ],
            "Q": [ 3344 ],
            "CLK": [ 4706 ],
            "CE": [ 4282 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$RAMW_BLOCK0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y2/SLICEC.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y3/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3380 ],
            "D": [ 3367 ],
            "C": [ 3327 ],
            "B": [ 3354 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0011001100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y2/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4139 ],
            "D": [ 4156 ],
            "C": [ 4155 ],
            "B": [ 4020 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO_3_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y2/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3376 ],
            "D": [ 3367 ],
            "C": [ 3324 ],
            "B": [ 3351 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$DPRAM_COMB3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y2/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3327 ],
            "WCK": [ 4706 ],
            "WRE": [ 3336 ],
            "WAD3": [ 4414 ],
            "WAD2": [ 4413 ],
            "WAD1": [ 4412 ],
            "WAD0": [ 4411 ],
            "WD": [ 4421 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO_2_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y2/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3372 ],
            "D": [ 3367 ],
            "C": [ 3325 ],
            "B": [ 3352 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_9": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y4/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3888 ],
            "D": [ 3770 ],
            "C": [ 3887 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$RAMW_BLOCK1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y2/SLICEC.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO_1_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y2/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3368 ],
            "D": [ 3367 ],
            "C": [ 3326 ],
            "B": [ 3353 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y2/SLICED.FF1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input"
          },
          "connections": {
            "M": [ 4048 ],
            "LSR": [  ],
            "Q": [ 3980 ],
            "CLK": [ 4706 ]
          }
        },
        "state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y5/SLICEA.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 4203 ],
            "LSR": [  ],
            "DI": [ 4206 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "1001011010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y6/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:129.40-129.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4694 ],
            "F": [ 2283 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4521 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2205 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_8": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3885 ],
            "D": [ 3770 ],
            "C": [ 3884 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.rx_gen.rxuart.state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y2/SLICEC.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input"
          },
          "connections": {
            "M": [ 3047 ],
            "LSR": [  ],
            "Q": [ 2603 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_7": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3882 ],
            "D": [ 3770 ],
            "C": [ 3881 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$DPRAM_COMB2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y3/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2176 ],
            "WCK": [ 4706 ],
            "WRE": [ 2194 ],
            "WAD3": [ 4429 ],
            "WAD2": [ 4428 ],
            "WAD1": [ 4427 ],
            "WAD0": [ 4426 ],
            "WD": [ 4434 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICEC.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2121 ],
            "LSR": [ 2199 ],
            "DI": [ 2424 ],
            "CLK": [ 4706 ],
            "CE": [ 2414 ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICEC.FF1",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2123 ],
            "LSR": [ 2199 ],
            "DI": [ 2422 ],
            "CLK": [ 4706 ],
            "CE": [ 2414 ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICED.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2420 ],
            "LSR": [ 2199 ],
            "DI": [ 2419 ],
            "CLK": [ 4706 ],
            "CE": [ 2414 ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y6/SLICEA.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2117 ],
            "LSR": [ 2199 ],
            "DI": [ 2417 ],
            "CLK": [ 4706 ],
            "CE": [ 2414 ]
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y4/SLICEB.FF1",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2119 ],
            "LSR": [ 2199 ],
            "DI": [ 2415 ],
            "CLK": [ 4706 ],
            "CE": [ 2414 ]
          }
        },
        "myuart.rx_gen.rxuart.state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y3/SLICEC.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 2827 ],
            "LSR": [  ],
            "DI": [ 3233 ],
            "CLK": [ 4706 ]
          }
        },
        "uart_tx_start_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y5/SLICEA.FF0",
            "src": "echo.v:40.2-70.5|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 4312 ],
            "LSR": [  ],
            "DI": [ 4324 ],
            "CLK": [ 4706 ],
            "CE": [ 4323 ]
          }
        },
        "myuart.rx_gen.rxuart.state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y3/SLICED.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input"
          },
          "connections": {
            "M": [ 3070 ],
            "LSR": [  ],
            "Q": [ 2831 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y4/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2349 ],
            "D": [ 2109 ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y2/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4146 ],
            "D": [ 4151 ],
            "C": [ 4150 ],
            "B": [ 4020 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y4/SLICED.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input"
          },
          "connections": {
            "M": [ 3065 ],
            "LSR": [  ],
            "Q": [ 2504 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_pin_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "SET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y3/SLICEC.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input"
          },
          "connections": {
            "M": [ 3019 ],
            "LSR": [ 2199 ],
            "Q": [ 2508 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_done_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y4/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3298 ],
            "D": [ 2752 ],
            "C": [ 2634 ],
            "B": [ 2508 ],
            "A": [ 2603 ]
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111101011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 4133 ],
            "M": [ 4139 ],
            "F1": [ 4137 ],
            "F": [ 4138 ],
            "D": [ 4146 ],
            "C": [ 3740 ],
            "B": [ 3980 ],
            "A": [ 3722 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_done_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y4/SLICEA.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 4363 ],
            "LSR": [ 2498 ],
            "Q": [ 3291 ],
            "CLK": [ 4706 ],
            "CE": [ 3298 ]
          }
        },
        "uart_tx_data_in_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y2/SLICED.FF1",
            "src": "echo.v:40.2-70.5|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 4181 ],
            "LSR": [  ],
            "Q": [ 3342 ],
            "CLK": [ 4706 ],
            "CE": [ 4282 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$DPRAM_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y4/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2146 ],
            "WCK": [ 4706 ],
            "WRE": [ 2194 ],
            "WAD3": [ 4444 ],
            "WAD2": [ 4443 ],
            "WAD1": [ 4442 ],
            "WAD0": [ 4441 ],
            "WD": [ 4447 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y6/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:129.40-129.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2245 ],
            "F": [ 2284 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4694 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2217 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_done_LUT4_D_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y4/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2992 ],
            "D": [ 3291 ],
            "C": [ 2486 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y3/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4137 ],
            "D": [ 3740 ],
            "C": [ 3722 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$DPRAM_COMB2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y2/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3326 ],
            "WCK": [ 4706 ],
            "WRE": [ 3336 ],
            "WAD3": [ 4414 ],
            "WAD2": [ 4413 ],
            "WAD1": [ 4412 ],
            "WAD0": [ 4411 ],
            "WD": [ 4419 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_done_LUT4_D": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y4/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2991 ],
            "D": [ 3291 ],
            "C": [ 2486 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_6": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y3/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3861 ],
            "D": [ 3770 ],
            "C": [ 3860 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$RAMW_BLOCK1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y4/SLICEC.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0011000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3270 ],
            "M": [ 2752 ],
            "F1": [ 3279 ],
            "F": [ 3280 ],
            "D": [ 2984 ],
            "C": [ 2620 ],
            "B": [ 2603 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0101000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y3/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3279 ],
            "D": [ 2634 ],
            "C": [ 2984 ],
            "B": [ 2620 ],
            "A": [ 2603 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y6/SLICEC.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:129.40-129.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4697 ],
            "F": [ 2251 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2245 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2214 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y3/SLICEA.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2086 ],
            "LSR": [ 2199 ],
            "DI": [ 3124 ],
            "CLK": [ 4706 ],
            "CE": [ 3270 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y3/SLICED.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 3147 ],
            "LSR": [ 2199 ],
            "Q": [ 2090 ],
            "CLK": [ 4706 ],
            "CE": [ 3270 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y2/SLICEB.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2094 ],
            "LSR": [ 2199 ],
            "DI": [ 3136 ],
            "CLK": [ 4706 ],
            "CE": [ 3270 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y3/SLICEA.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2098 ],
            "LSR": [ 2199 ],
            "DI": [ 3118 ],
            "CLK": [ 4706 ],
            "CE": [ 3270 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$RAMW_SLICE": {
          "hide_name": 0,
          "type": "TRELLIS_RAMW",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y4/SLICEC.RAMW"
          },
          "port_directions": {
            "WADO3": "output",
            "WADO2": "output",
            "WADO1": "output",
            "WADO0": "output",
            "WDO3": "output",
            "WDO2": "output",
            "WDO1": "output",
            "WDO0": "output",
            "D1": "input",
            "C1": "input",
            "B1": "input",
            "A1": "input",
            "D0": "input",
            "C0": "input",
            "B0": "input",
            "A0": "input"
          },
          "connections": {
            "WADO3": [ 4444 ],
            "WADO2": [ 4443 ],
            "WADO1": [ 4442 ],
            "WADO0": [ 4441 ],
            "WDO3": [ 4451 ],
            "WDO2": [ 4449 ],
            "WDO1": [ 4447 ],
            "WDO0": [ 4445 ],
            "D1": [ 2094 ],
            "C1": [ 2086 ],
            "B1": [ 2098 ],
            "A1": [ 2090 ],
            "D0": [ 2117 ],
            "C0": [ 2121 ],
            "B0": [ 2119 ],
            "A0": [ 2123 ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICEB.FF1",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2111 ],
            "LSR": [ 2199 ],
            "DI": [ 2357 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICEC.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2113 ],
            "LSR": [ 2199 ],
            "DI": [ 2355 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICEC.FF1",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2115 ],
            "LSR": [ 2199 ],
            "DI": [ 2353 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y2/SLICED.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2141 ],
            "LSR": [ 2199 ],
            "DI": [ 2351 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y4/SLICEB.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2109 ],
            "LSR": [ 2199 ],
            "DI": [ 2349 ],
            "CLK": [ 4706 ],
            "CE": [ 2235 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y3/SLICEB.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2160 ],
            "LSR": [ 2199 ],
            "DI": [ 3130 ],
            "CLK": [ 4706 ],
            "CE": [ 3270 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y3/SLICEB.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 3151 ],
            "LSR": [ 2199 ],
            "Q": [ 2163 ],
            "CLK": [ 4706 ],
            "CE": [ 3270 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y2/SLICEB.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2165 ],
            "LSR": [ 2199 ],
            "DI": [ 3115 ],
            "CLK": [ 4706 ],
            "CE": [ 3270 ]
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y3/SLICEB.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2168 ],
            "LSR": [ 2199 ],
            "DI": [ 3112 ],
            "CLK": [ 4706 ],
            "CE": [ 3270 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y4/SLICED.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 2764 ],
            "LSR": [ 2199 ],
            "Q": [ 2525 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y3/SLICEA.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2527 ],
            "LSR": [ 2199 ],
            "DI": [ 2773 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$DPRAM_COMB3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42/Y3/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2191 ],
            "WCK": [ 4706 ],
            "WRE": [ 2194 ],
            "WAD3": [ 4429 ],
            "WAD2": [ 4428 ],
            "WAD1": [ 4427 ],
            "WAD0": [ 4426 ],
            "WD": [ 4436 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y3/SLICEB.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2678 ],
            "LSR": [ 2199 ],
            "DI": [ 2741 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y3/SLICEC.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2680 ],
            "LSR": [ 2199 ],
            "DI": [ 2743 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y2/SLICEA.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2698 ],
            "LSR": [ 2199 ],
            "DI": [ 2775 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y3/SLICEA.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2700 ],
            "LSR": [ 2199 ],
            "DI": [ 2777 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y3/SLICEB.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2718 ],
            "LSR": [ 2199 ],
            "DI": [ 2779 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICEB.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2720 ],
            "LSR": [ 2199 ],
            "DI": [ 2781 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$DPRAM_COMB3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y2/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2172 ],
            "WCK": [ 4706 ],
            "WRE": [ 2127 ],
            "WAD3": [ 4459 ],
            "WAD2": [ 4458 ],
            "WAD1": [ 4457 ],
            "WAD0": [ 4456 ],
            "WD": [ 4466 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICED.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 2808 ],
            "LSR": [ 2199 ],
            "Q": [ 2583 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y5/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2198 ],
            "D": [ 2235 ],
            "C": [ 2319 ],
            "B": [ 2318 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICEC.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 2816 ],
            "LSR": [ 2199 ],
            "Q": [ 2584 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y4/SLICED.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 2804 ],
            "LSR": [ 2199 ],
            "Q": [ 2565 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_4": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000111111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y5/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2216 ],
            "D": [ 2235 ],
            "C": [ 2301 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X49/Y3/SLICED.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 2822 ],
            "LSR": [ 2199 ],
            "Q": [ 2566 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000011000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y5/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2213 ],
            "D": [ 2235 ],
            "C": [ 2251 ],
            "B": [ 2301 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y4/SLICED.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 2802 ],
            "LSR": [ 2199 ],
            "Q": [ 2546 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y5/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2207 ],
            "D": [ 2235 ],
            "C": [ 2306 ],
            "B": [ 2305 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48/Y3/SLICEB.FF1",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2548 ],
            "LSR": [ 2199 ],
            "DI": [ 2675 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y2/SLICEA.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2786 ],
            "LSR": [ 2199 ],
            "DI": [ 2784 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_timer_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50/Y2/SLICEB.FF0",
            "src": "rx_uart.v:24.5-92.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2787 ],
            "LSR": [ 2199 ],
            "DI": [ 2767 ],
            "CLK": [ 4706 ],
            "CE": [ 2874 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y2/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3025 ],
            "D": [ 3030 ],
            "C": [ 2831 ],
            "B": [ 3023 ],
            "A": [ 3027 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_5": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y3/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3858 ],
            "D": [ 3770 ],
            "C": [ 3857 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0011000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y4/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3022 ],
            "D": [ 3030 ],
            "C": [ 2831 ],
            "B": [ 3023 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y6/SLICEC.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:129.40-129.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 2246 ],
            "F": [ 2228 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4697 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2211 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$RAMW_SLICE": {
          "hide_name": 0,
          "type": "TRELLIS_RAMW",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y3/SLICEC.RAMW"
          },
          "port_directions": {
            "WADO3": "output",
            "WADO2": "output",
            "WADO1": "output",
            "WADO0": "output",
            "WDO3": "output",
            "WDO2": "output",
            "WDO1": "output",
            "WDO0": "output",
            "D1": "input",
            "C1": "input",
            "B1": "input",
            "A1": "input",
            "D0": "input",
            "C0": "input",
            "B0": "input",
            "A0": "input"
          },
          "connections": {
            "WADO3": [ 4474 ],
            "WADO2": [ 4473 ],
            "WADO1": [ 4472 ],
            "WADO0": [ 4471 ],
            "WDO3": [ 4481 ],
            "WDO2": [ 4479 ],
            "WDO1": [ 4477 ],
            "WDO0": [ 4475 ],
            "D1": [ 2094 ],
            "C1": [ 2086 ],
            "B1": [ 2098 ],
            "A1": [ 2090 ],
            "D0": [ 2117 ],
            "C0": [ 2121 ],
            "B0": [ 2119 ],
            "A0": [ 2123 ]
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "SET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y3/SLICEC.FF1",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:69.162-69.213",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input"
          },
          "connections": {
            "M": [ 4133 ],
            "LSR": [ 2199 ],
            "Q": [ 4352 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y2/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3029 ],
            "D": [ 3030 ],
            "C": [ 2831 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y2/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3034 ],
            "D": [ 3030 ],
            "C": [ 2831 ],
            "B": [ 3023 ],
            "A": [ 3027 ]
          }
        },
        "myuart.tx_gen.txuart.tx_done_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1110001001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y3/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4130 ],
            "D": [ 3770 ],
            "C": [ 3747 ],
            "B": [ 3740 ],
            "A": [ 3722 ]
          }
        },
        "myuart.tx_gen.txuart.tx_done_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "SET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35/Y3/SLICED.FF0",
            "src": "tx_uart.v:26.5-86.8|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:84.168-84.227",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 3722 ],
            "LSR": [ 2199 ],
            "Q": [ 4125 ],
            "CLK": [ 4706 ],
            "CE": [ 4130 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y3/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3232 ],
            "M": [ 2752 ],
            "F1": [ 3235 ],
            "F": [ 3236 ],
            "D": [ 2495 ],
            "C": [ 2827 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1000000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y3/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3235 ],
            "D": [ 2634 ],
            "C": [ 2495 ],
            "B": [ 2486 ],
            "A": [ 2827 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$RAMW_BLOCK0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "RAMW_BLOCK"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y2/SLICEC.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1$CCU2_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y6/SLICED.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:129.40-129.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4700 ],
            "F": [ 2305 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 2246 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2208 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111100000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y3/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3233 ],
            "D": [ 3232 ],
            "C": [ 2498 ],
            "B": [ 2508 ],
            "A": [ 2504 ]
          }
        },
        "myuart.tx_gen.txuart.tx_done_LUT4_C_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y4/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4128 ],
            "D": [ 3747 ],
            "C": [ 4125 ],
            "B": [ 3421 ],
            "A": [ 3417 ]
          }
        },
        "uart_rx_read_LUT4_C_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y5/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4256 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$DPRAM_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38/Y2/SLICEA.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3325 ],
            "WCK": [ 4706 ],
            "WRE": [ 3336 ],
            "WAD3": [ 4414 ],
            "WAD2": [ 4413 ],
            "WAD1": [ 4412 ],
            "WAD0": [ 4411 ],
            "WD": [ 4417 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_4": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3838 ],
            "D": [ 3770 ],
            "C": [ 3837 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$DPRAM_COMB2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y2/SLICEB.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3348 ],
            "WCK": [ 4706 ],
            "WRE": [ 3336 ],
            "WAD3": [ 4399 ],
            "WAD2": [ 4398 ],
            "WAD1": [ 4397 ],
            "WAD0": [ 4396 ],
            "WD": [ 4404 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y4/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3064 ],
            "M": [ 2752 ],
            "F1": [ 3219 ],
            "F": [ 3220 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y4/SLICEC.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:136.39-137.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3219 ],
            "D": [ 2634 ],
            "C": [ 2498 ],
            "B": [ 2508 ],
            "A": [ 2827 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1$CCU2_COMB1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0101101010101010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y6/SLICED.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "uart.v:129.40-129.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4523 ],
            "F": [ 2318 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4700 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 2202 ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y3/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3835 ],
            "D": [ 3770 ],
            "C": [ 3834 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y4/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3188 ],
            "D": [ 2498 ],
            "C": [ 2508 ],
            "B": [ 2504 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_2": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34/Y4/SLICEC.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3832 ],
            "D": [ 3770 ],
            "C": [ 3831 ],
            "B": [ 3749 ],
            "A": [ 3722 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$DPRAM_COMB0": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y4/SLICEA.K0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 2151 ],
            "WCK": [ 4706 ],
            "WRE": [ 2194 ],
            "WAD3": [ 4444 ],
            "WAD2": [ 4443 ],
            "WAD1": [ 4442 ],
            "WAD0": [ 4441 ],
            "WD": [ 4445 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 2109 ],
            "C": [ 2113 ],
            "B": [ 2111 ],
            "A": [ 2115 ]
          }
        },
        "$nextpnr_CCU2C_19$CCU2_COMB0": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y6/SLICEA.K0"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [ 4703 ],
            "F": [ 2329 ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4523 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y5/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2210 ],
            "D": [ 2235 ],
            "C": [ 2229 ],
            "B": [ 2228 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.tx_done_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37/Y4/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:134.39-135.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3440 ],
            "M": [ 4314 ],
            "F1": [ 4128 ],
            "F": [ 4126 ],
            "D": [ 3747 ],
            "C": [ 4125 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_tx_data_in_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y2/SLICEA.FF1",
            "src": "echo.v:40.2-70.5|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:56.101-56.163",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "M": [ 4187 ],
            "LSR": [  ],
            "Q": [ 3340 ],
            "CLK": [ 4706 ],
            "CE": [ 4282 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y4/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:147.39-148.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3063 ],
            "M": [ 2752 ],
            "F1": [ 3195 ],
            "F": [ 3196 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y6/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:114.33-115.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2204 ],
            "D": [ 2205 ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y5/SLICEA.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2217 ],
            "LSR": [ 2199 ],
            "DI": [ 2216 ],
            "CLK": [ 4706 ],
            "CE": [ 2197 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y5/SLICEA.FF1",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2214 ],
            "LSR": [ 2199 ],
            "DI": [ 2213 ],
            "CLK": [ 4706 ],
            "CE": [ 2197 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46/Y5/SLICEB.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2211 ],
            "LSR": [ 2199 ],
            "DI": [ 2210 ],
            "CLK": [ 4706 ],
            "CE": [ 2197 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y5/SLICEB.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2208 ],
            "LSR": [ 2199 ],
            "DI": [ 2207 ],
            "CLK": [ 4706 ],
            "CE": [ 2197 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y6/SLICEA.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2205 ],
            "LSR": [ 2199 ],
            "DI": [ 2204 ],
            "CLK": [ 4706 ],
            "CE": [ 2197 ]
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "SRMODE": "LSR_OVER_CE",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "CE"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45/Y5/SLICEC.FF0",
            "src": "uart.v:110.13-147.16|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 2202 ],
            "LSR": [ 2199 ],
            "DI": [ 2198 ],
            "CLK": [ 4706 ],
            "CE": [ 2197 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0010001100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y4/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:144.39-145.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 3185 ],
            "D": [ 2634 ],
            "C": [ 3188 ],
            "B": [ 2505 ],
            "A": [ 2603 ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y4/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:142.39-143.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "F1": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3062 ],
            "M": [ 2752 ],
            "F1": [ 3185 ],
            "F": [ 3186 ],
            "D": [ 3188 ],
            "C": [ 2505 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "0 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y2/SLICEA.FF1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "M": "input",
            "LSR": "input",
            "Q": "output",
            "CLK": "input"
          },
          "connections": {
            "M": [ 4044 ],
            "LSR": [  ],
            "Q": [ 3740 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y2/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2192 ],
            "D": [ 2141 ],
            "C": [ 2172 ],
            "B": [ 2191 ],
            "A": [  ]
          }
        },
        "uart_rx_read_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44/Y4/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2235 ],
            "D": [ 2997 ],
            "C": [ 4253 ],
            "B": [ 2202 ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO_3_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y3/SLICEA.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2187 ],
            "D": [ 2141 ],
            "C": [ 2169 ],
            "B": [ 2186 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y2/SLICEC.FF1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 3722 ],
            "LSR": [  ],
            "DI": [ 4038 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO_2_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y3/SLICEB.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2182 ],
            "D": [ 2141 ],
            "C": [ 2170 ],
            "B": [ 2181 ],
            "A": [  ]
          }
        },
        "tx$tr_io": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DATAMUX_MDDR": "PADDO",
            "DATAMUX_ODDR": "PADDO",
            "DIR": "OUTPUT"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "X47/Y0/PIOA",
            "src": "echo.v:6.9-6.11",
            "hdlname": "myuart uart_tx_pin",
            "LOC": "B9",
            "IO_TYPE": "LVCMOS33"
          },
          "port_directions": {
            "IOLTO": "input",
            "IOLDO": "input",
            "O": "output",
            "T": "input",
            "I": "input",
            "B": "inout"
          },
          "connections": {
            "IOLTO": [  ],
            "IOLDO": [  ],
            "O": [  ],
            "T": [  ],
            "I": [ 4352 ],
            "B": [ 2077 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO_1_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y2/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2177 ],
            "D": [ 2141 ],
            "C": [ 2171 ],
            "B": [ 2176 ],
            "A": [  ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39/Y5/SLICEB.K0"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4361 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y4/SLICEA.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:149.39-150.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "OFX": "output",
            "M": "input",
            "FXB": "input",
            "FXA": "input",
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [ 3065 ],
            "M": [ 3064 ],
            "FXB": [ 3063 ],
            "FXA": [ 3062 ],
            "F": [ 3195 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y4/SLICEB.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2157 ],
            "D": [ 2141 ],
            "C": [ 2107 ],
            "B": [ 2156 ],
            "A": [  ]
          }
        },
        "$nextpnr_CCU2C_19$CCU2_COMB1": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000001010",
            "MODE": "CCU2"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47/Y6/SLICEA.K1"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [  ],
            "WCK": [  ],
            "WRE": [  ],
            "WAD3": [  ],
            "WAD2": [  ],
            "WAD1": [  ],
            "WAD0": [  ],
            "WD": [  ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [ 4703 ],
            "F1": [  ],
            "M": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_3_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y3/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2152 ],
            "D": [ 2141 ],
            "C": [ 2101 ],
            "B": [ 2151 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$DPRAM_COMB3": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "WCKMUX": "WCK",
            "WREMUX": "WRE",
            "CCU2_INJECT1": "NO",
            "INITVAL": "0000000000000000",
            "MODE": "DPRAM"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40/Y2/SLICEB.K1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v:20.3-28.2"
          },
          "port_directions": {
            "OFX": "output",
            "FCO": "output",
            "F": "output",
            "WCK": "input",
            "WRE": "input",
            "WAD3": "input",
            "WAD2": "input",
            "WAD1": "input",
            "WAD0": "input",
            "WD": "input",
            "DI1": "input",
            "DI0": "input",
            "FXB": "input",
            "FXA": "input",
            "FCI": "input",
            "F1": "input",
            "M": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "OFX": [  ],
            "FCO": [  ],
            "F": [ 3349 ],
            "WCK": [ 4706 ],
            "WRE": [ 3336 ],
            "WAD3": [ 4399 ],
            "WAD2": [ 4398 ],
            "WAD1": [ 4397 ],
            "WAD0": [ 4396 ],
            "WD": [ 4406 ],
            "DI1": [  ],
            "DI0": [  ],
            "FXB": [  ],
            "FXA": [  ],
            "FCI": [  ],
            "F1": [  ],
            "M": [  ],
            "D": [ 3328 ],
            "C": [ 3330 ],
            "B": [ 3329 ],
            "A": [ 3331 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_2_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y4/SLICED.K0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2147 ],
            "D": [ 2141 ],
            "C": [ 2103 ],
            "B": [ 2146 ],
            "A": [  ]
          }
        },
        "myuart.tx_gen.txuart.state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "SD": "1 ",
            "REGSET": "RESET",
            "LSRMUX": "LSR",
            "GSR": "DISABLED",
            "CLKMUX": "CLK",
            "CEMUX": "1 "
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33/Y2/SLICEC.FF0",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:16.100-16.154",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "LSR": "input",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 3977 ],
            "LSR": [  ],
            "DI": [ 4040 ],
            "CLK": [ 4706 ]
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_1_LUT4_C": {
          "hide_name": 0,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1100110011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41/Y4/SLICED.K1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:124.33-125.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 2142 ],
            "D": [ 2141 ],
            "C": [ 2105 ],
            "B": [ 2132 ],
            "A": [  ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "TRELLIS_COMB",
          "parameters": {
            "INITVAL": "1111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43/Y6/SLICEA.K0"
          },
          "port_directions": {
            "F": "output",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "F": [ 4363 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        }
      },
      "netnames": {
        "$glbnet$clk$TRELLIS_IO_IN": {
          "hide_name": 1,
          "bits": [ 4706 ] ,
          "attributes": {
            "ROUTING": "X37/Y2/CLK1_SLICE;X37/Y2/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X37/Y2/MUXCLK1;X37/Y2/0_0_CLK0->0_0_MUXCLK1;5;X37/Y2/G_HPBX0000;;5;X37/Y2/CLK0_SLICE;X37/Y2/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X37/Y2/MUXCLK0;X37/Y2/0_0_CLK0->0_0_MUXCLK0;5;X37/Y2/CLK0;X37/Y2/0_0_G_HPBX0000->0_0_CLK0;5;X36/Y2/CLK0_SLICE;X36/Y2/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X36/Y2/MUXCLK0;X36/Y2/0_0_CLK0->0_0_MUXCLK0;5;X38/Y2/CLK3_SLICE;X38/Y2/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X38/Y2/MUXCLK3;X38/Y2/0_0_CLK1->0_0_MUXCLK3;5;X48/Y3/CLK2_SLICE;X48/Y3/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X48/Y3/MUXCLK2;X48/Y3/0_0_CLK0->0_0_MUXCLK2;5;X38/Y4/CLK1_SLICE;X38/Y4/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X38/Y4/MUXCLK1;X38/Y4/0_0_CLK0->0_0_MUXCLK1;5;X38/Y4/CLK2_SLICE;X38/Y4/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X38/Y4/MUXCLK2;X38/Y4/0_0_CLK0->0_0_MUXCLK2;5;X38/Y4/G_HPBX0000;;5;X38/Y4/CLK3_SLICE;X38/Y4/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X38/Y4/MUXCLK3;X38/Y4/0_0_CLK0->0_0_MUXCLK3;5;X38/Y4/CLK0;X38/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X37/Y3/CLK1_SLICE;X37/Y3/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X37/Y3/MUXCLK1;X37/Y3/0_0_CLK0->0_0_MUXCLK1;5;X36/Y4/G_HPBX0000;;5;X36/Y4/CLK0_SLICE;X36/Y4/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X36/Y4/MUXCLK0;X36/Y4/0_0_CLK0->0_0_MUXCLK0;5;X36/Y4/CLK0;X36/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X37/Y3/CLK2_SLICE;X37/Y3/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X37/Y3/MUXCLK2;X37/Y3/0_0_CLK0->0_0_MUXCLK2;5;X39/Y3/CLK3_SLICE;X39/Y3/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X39/Y3/MUXCLK3;X39/Y3/0_0_CLK1->0_0_MUXCLK3;5;X34/Y3/CLK1_SLICE;X34/Y3/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X34/Y3/MUXCLK1;X34/Y3/0_0_CLK0->0_0_MUXCLK1;5;X35/Y3/CLK1_SLICE;X35/Y3/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X35/Y3/MUXCLK1;X35/Y3/0_0_CLK0->0_0_MUXCLK1;5;X33/Y4/CLK1_SLICE;X33/Y4/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X33/Y4/MUXCLK1;X33/Y4/0_0_CLK0->0_0_MUXCLK1;5;X38/Y3/G_HPBX0000;;5;X38/Y3/CLK1_SLICE;X38/Y3/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X38/Y3/MUXCLK1;X38/Y3/0_0_CLK0->0_0_MUXCLK1;5;X38/Y3/CLK0;X38/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X33/Y4/G_HPBX0000;;5;X33/Y4/CLK0_SLICE;X33/Y4/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X33/Y4/MUXCLK0;X33/Y4/0_0_CLK0->0_0_MUXCLK0;5;X33/Y4/CLK0;X33/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X34/Y4/CLK1_SLICE;X34/Y4/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X34/Y4/MUXCLK1;X34/Y4/0_0_CLK0->0_0_MUXCLK1;5;X35/Y4/CLK2_SLICE;X35/Y4/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X35/Y4/MUXCLK2;X35/Y4/0_0_CLK0->0_0_MUXCLK2;5;X34/Y2/CLK1_SLICE;X34/Y2/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X34/Y2/MUXCLK1;X34/Y2/0_0_CLK0->0_0_MUXCLK1;5;X34/Y2/G_HPBX0000;;5;X34/Y2/CLK0_SLICE;X34/Y2/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X34/Y2/MUXCLK0;X34/Y2/0_0_CLK0->0_0_MUXCLK0;5;X34/Y2/CLK0;X34/Y2/0_0_G_HPBX0000->0_0_CLK0;5;X36/Y3/G_HPBX0000;;5;X36/Y3/CLK0_SLICE;X36/Y3/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X36/Y3/MUXCLK0;X36/Y3/0_0_CLK0->0_0_MUXCLK0;5;X36/Y3/CLK0;X36/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X33/Y3/G_HPBX0000;;5;X33/Y3/CLK1_SLICE;X33/Y3/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X33/Y3/MUXCLK1;X33/Y3/0_0_CLK0->0_0_MUXCLK1;5;X33/Y3/CLK0;X33/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X43/Y3/CLK3_SLICE;X43/Y3/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X43/Y3/MUXCLK3;X43/Y3/0_0_CLK0->0_0_MUXCLK3;5;X44/Y2/G_HPBX0000;;5;X44/Y2/CLK1_SLICE;X44/Y2/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X44/Y2/MUXCLK1;X44/Y2/0_0_CLK0->0_0_MUXCLK1;5;X44/Y2/CLK0;X44/Y2/0_0_G_HPBX0000->0_0_CLK0;5;X44/Y3/G_HPBX0000;;5;X44/Y3/CLK1_SLICE;X44/Y3/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X44/Y3/MUXCLK1;X44/Y3/0_0_CLK0->0_0_MUXCLK1;5;X44/Y3/CLK0;X44/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X43/Y2/G_HPBX0000;;5;X43/Y2/CLK1_SLICE;X43/Y2/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X43/Y2/MUXCLK1;X43/Y2/0_0_CLK0->0_0_MUXCLK1;5;X43/Y2/CLK0;X43/Y2/0_0_G_HPBX0000->0_0_CLK0;5;X43/Y3/CLK1_SLICE;X43/Y3/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X43/Y3/MUXCLK1;X43/Y3/0_0_CLK0->0_0_MUXCLK1;5;X37/Y3/G_HPBX0000;;5;X37/Y3/CLK3_SLICE;X37/Y3/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X37/Y3/MUXCLK3;X37/Y3/0_0_CLK0->0_0_MUXCLK3;5;X37/Y3/CLK0;X37/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X49/Y3/CLK2_SLICE;X49/Y3/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X49/Y3/MUXCLK2;X49/Y3/0_0_CLK0->0_0_MUXCLK2;5;X49/Y3/CLK0_SLICE;X49/Y3/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X49/Y3/MUXCLK0;X49/Y3/0_0_CLK0->0_0_MUXCLK0;5;X49/Y3/CLK1_SLICE;X49/Y3/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X49/Y3/MUXCLK1;X49/Y3/0_0_CLK0->0_0_MUXCLK1;5;X48/Y3/CLK3_SLICE;X48/Y3/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X48/Y3/MUXCLK3;X48/Y3/0_0_CLK0->0_0_MUXCLK3;5;X50/Y4/G_HPBX0000;;5;X50/Y4/CLK3_SLICE;X50/Y4/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X50/Y4/MUXCLK3;X50/Y4/0_0_CLK0->0_0_MUXCLK3;5;X50/Y4/CLK0;X50/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X37/Y4/G_HPBX0000;;5;X37/Y4/CLK0_SLICE;X37/Y4/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X37/Y4/MUXCLK0;X37/Y4/0_0_CLK0->0_0_MUXCLK0;5;X37/Y4/CLK0;X37/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X38/Y5/CLK2_SLICE;X38/Y5/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X38/Y5/MUXCLK2;X38/Y5/0_0_CLK0->0_0_MUXCLK2;5;X37/Y6/CLK0_SLICE;X37/Y6/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X37/Y6/MUXCLK0;X37/Y6/0_0_CLK0->0_0_MUXCLK0;5;X38/Y5/G_HPBX0000;;5;X38/Y5/CLK1_SLICE;X38/Y5/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X38/Y5/MUXCLK1;X38/Y5/0_0_CLK0->0_0_MUXCLK1;5;X38/Y5/CLK0;X38/Y5/0_0_G_HPBX0000->0_0_CLK0;5;X31/Y6/R_HPBX0000;X31/Y6/0_0_G_VPTX0000->0_0_R_HPBX0000;5;X37/Y6/G_HPBX0000;;5;X37/Y6/CLK2_SLICE;X37/Y6/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X37/Y6/MUXCLK2;X37/Y6/0_0_CLK0->0_0_MUXCLK2;5;X37/Y6/CLK0;X37/Y6/0_0_G_HPBX0000->0_0_CLK0;5;X48/Y3/G_HPBX0000;;5;X48/Y3/CLK1_SLICE;X48/Y3/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X48/Y3/MUXCLK1;X48/Y3/0_0_CLK0->0_0_MUXCLK1;5;X48/Y3/CLK0;X48/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X43/Y3/G_HPBX0000;;5;X43/Y3/CLK0_SLICE;X43/Y3/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X43/Y3/MUXCLK0;X43/Y3/0_0_CLK0->0_0_MUXCLK0;5;X43/Y3/CLK0;X43/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X49/Y3/G_HPBX0000;;5;X49/Y3/CLK3_SLICE;X49/Y3/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X49/Y3/MUXCLK3;X49/Y3/0_0_CLK0->0_0_MUXCLK3;5;X49/Y3/CLK0;X49/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X49/Y4/G_HPBX0000;;5;X49/Y4/CLK3_SLICE;X49/Y4/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X49/Y4/MUXCLK3;X49/Y4/0_0_CLK0->0_0_MUXCLK3;5;X49/Y4/CLK0;X49/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X46/Y2/G_HPBX0000;;5;X46/Y2/CLK2_SLICE;X46/Y2/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X46/Y2/MUXCLK2;X46/Y2/0_0_CLK0->0_0_MUXCLK2;5;X46/Y2/CLK0;X46/Y2/0_0_G_HPBX0000->0_0_CLK0;5;X47/Y3/G_HPBX0000;;5;X47/Y3/CLK2_SLICE;X47/Y3/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X47/Y3/MUXCLK2;X47/Y3/0_0_CLK0->0_0_MUXCLK2;5;X47/Y3/CLK0;X47/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X45/Y3/G_HPBX0000;;5;X45/Y3/CLK3_SLICE;X45/Y3/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X45/Y3/MUXCLK3;X45/Y3/0_0_CLK0->0_0_MUXCLK3;5;X45/Y3/CLK0;X45/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X47/Y4/G_HPBX0000;;5;X47/Y4/CLK3_SLICE;X47/Y4/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X47/Y4/MUXCLK3;X47/Y4/0_0_CLK0->0_0_MUXCLK3;5;X47/Y4/CLK0;X47/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X50/Y3/CLK2_SLICE;X50/Y3/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X50/Y3/MUXCLK2;X50/Y3/0_0_CLK0->0_0_MUXCLK2;5;X45/Y4/G_HPBX0000;;5;X45/Y4/CLK0_SLICE;X45/Y4/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X45/Y4/MUXCLK0;X45/Y4/0_0_CLK0->0_0_MUXCLK0;5;X45/Y4/CLK0;X45/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X48/Y4/G_HPBX0000;;5;X48/Y4/CLK3_SLICE;X48/Y4/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X48/Y4/MUXCLK3;X48/Y4/0_0_CLK0->0_0_MUXCLK3;5;X48/Y4/CLK0;X48/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X39/Y4/CLK0_SLICE;X39/Y4/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X39/Y4/MUXCLK0;X39/Y4/0_0_CLK0->0_0_MUXCLK0;5;X39/Y4/G_HPBX0000;;5;X39/Y4/CLK1_SLICE;X39/Y4/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X39/Y4/MUXCLK1;X39/Y4/0_0_CLK0->0_0_MUXCLK1;5;X39/Y4/CLK0;X39/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X40/Y2/CLK2_SLICE;X40/Y2/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X40/Y2/MUXCLK2;X40/Y2/0_0_CLK1->0_0_MUXCLK2;5;X40/Y2/CLK0_SLICE;X40/Y2/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X40/Y2/MUXCLK0;X40/Y2/0_0_CLK1->0_0_MUXCLK0;5;X40/Y2/CLK3_SLICE;X40/Y2/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X40/Y2/MUXCLK3;X40/Y2/0_0_CLK1->0_0_MUXCLK3;5;X39/Y2/CLK3_SLICE;X39/Y2/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X39/Y2/MUXCLK3;X39/Y2/0_0_CLK1->0_0_MUXCLK3;5;X39/Y5/G_HPBX0000;;5;X39/Y5/CLK0_SLICE;X39/Y5/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X39/Y5/MUXCLK0;X39/Y5/0_0_CLK0->0_0_MUXCLK0;5;X39/Y5/CLK0;X39/Y5/0_0_G_HPBX0000->0_0_CLK0;5;X50/Y2/CLK0_SLICE;X50/Y2/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X50/Y2/MUXCLK0;X50/Y2/0_0_CLK0->0_0_MUXCLK0;5;X50/Y2/G_HPBX0000;;5;X50/Y2/CLK1_SLICE;X50/Y2/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X50/Y2/MUXCLK1;X50/Y2/0_0_CLK0->0_0_MUXCLK1;5;X50/Y2/CLK0;X50/Y2/0_0_G_HPBX0000->0_0_CLK0;5;X45/Y2/G_HPBX0000;;5;X45/Y2/CLK0_SLICE;X45/Y2/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X45/Y2/MUXCLK0;X45/Y2/0_0_CLK0->0_0_MUXCLK0;5;X45/Y2/CLK0;X45/Y2/0_0_G_HPBX0000->0_0_CLK0;5;X44/Y4/G_HPBX0000;;5;X44/Y4/CLK0_SLICE;X44/Y4/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X44/Y4/MUXCLK0;X44/Y4/0_0_CLK0->0_0_MUXCLK0;5;X44/Y4/CLK0;X44/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X50/Y3/G_HPBX0000;;5;X50/Y3/CLK3_SLICE;X50/Y3/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X50/Y3/MUXCLK3;X50/Y3/0_0_CLK0->0_0_MUXCLK3;5;X50/Y3/CLK0;X50/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X43/Y5/G_HPBX0000;;5;X43/Y5/CLK0_SLICE;X43/Y5/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X43/Y5/MUXCLK0;X43/Y5/0_0_CLK0->0_0_MUXCLK0;5;X43/Y5/CLK0;X43/Y5/0_0_G_HPBX0000->0_0_CLK0;5;X45/Y5/CLK2_SLICE;X45/Y5/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X45/Y5/MUXCLK2;X45/Y5/0_0_CLK0->0_0_MUXCLK2;5;X45/Y6/G_HPBX0000;;5;X45/Y6/CLK0_SLICE;X45/Y6/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X45/Y6/MUXCLK0;X45/Y6/0_0_CLK0->0_0_MUXCLK0;5;X45/Y6/CLK0;X45/Y6/0_0_G_HPBX0000->0_0_CLK0;5;X45/Y5/G_HPBX0000;;5;X45/Y5/CLK1_SLICE;X45/Y5/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X45/Y5/MUXCLK1;X45/Y5/0_0_CLK0->0_0_MUXCLK1;5;X45/Y5/CLK0;X45/Y5/0_0_G_HPBX0000->0_0_CLK0;5;X46/Y5/CLK1_SLICE;X46/Y5/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X46/Y5/MUXCLK1;X46/Y5/0_0_CLK0->0_0_MUXCLK1;5;X46/Y5/G_HPBX0000;;5;X46/Y5/CLK0_SLICE;X46/Y5/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X46/Y5/MUXCLK0;X46/Y5/0_0_CLK0->0_0_MUXCLK0;5;X46/Y5/CLK0;X46/Y5/0_0_G_HPBX0000->0_0_CLK0;5;X46/Y4/G_HPBX0000;;5;X46/Y4/CLK1_SLICE;X46/Y4/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X46/Y4/MUXCLK1;X46/Y4/0_0_CLK0->0_0_MUXCLK1;5;X46/Y4/CLK0;X46/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X42/Y2/CLK2_SLICE;X42/Y2/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X42/Y2/MUXCLK2;X42/Y2/0_0_CLK0->0_0_MUXCLK2;5;X42/Y2/CLK1_SLICE;X42/Y2/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X42/Y2/MUXCLK1;X42/Y2/0_0_CLK0->0_0_MUXCLK1;5;X42/Y4/CLK1_SLICE;X42/Y4/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X42/Y4/MUXCLK1;X42/Y4/0_0_CLK0->0_0_MUXCLK1;5;X42/Y6/G_HPBX0000;;5;X42/Y6/CLK0_SLICE;X42/Y6/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X42/Y6/MUXCLK0;X42/Y6/0_0_CLK0->0_0_MUXCLK0;5;X42/Y6/CLK0;X42/Y6/0_0_G_HPBX0000->0_0_CLK0;5;X42/Y4/CLK3_SLICE;X42/Y4/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X42/Y4/MUXCLK3;X42/Y4/0_0_CLK0->0_0_MUXCLK3;5;X42/Y4/G_HPBX0000;;5;X42/Y4/CLK2_SLICE;X42/Y4/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X42/Y4/MUXCLK2;X42/Y4/0_0_CLK0->0_0_MUXCLK2;5;X42/Y4/CLK0;X42/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X42/Y2/G_HPBX0000;;5;X42/Y2/CLK3_SLICE;X42/Y2/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X42/Y2/MUXCLK3;X42/Y2/0_0_CLK0->0_0_MUXCLK3;5;X42/Y2/CLK0;X42/Y2/0_0_G_HPBX0000->0_0_CLK0;5;X34/Y4/CLK2_SLICE;X34/Y4/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X34/Y4/MUXCLK2;X34/Y4/0_0_CLK0->0_0_MUXCLK2;5;X35/Y4/G_HPBX0000;;5;X35/Y4/CLK0_SLICE;X35/Y4/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X35/Y4/MUXCLK0;X35/Y4/0_0_CLK0->0_0_MUXCLK0;5;X35/Y4/CLK0;X35/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X35/Y2/CLK1_SLICE;X35/Y2/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X35/Y2/MUXCLK1;X35/Y2/0_0_CLK0->0_0_MUXCLK1;5;X36/Y2/CLK2_SLICE;X36/Y2/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X36/Y2/MUXCLK2;X36/Y2/0_0_CLK0->0_0_MUXCLK2;5;X36/Y2/CLK3_SLICE;X36/Y2/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X36/Y2/MUXCLK3;X36/Y2/0_0_CLK0->0_0_MUXCLK3;5;X36/Y2/G_HPBX0000;;5;X36/Y2/CLK1_SLICE;X36/Y2/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X36/Y2/MUXCLK1;X36/Y2/0_0_CLK0->0_0_MUXCLK1;5;X36/Y2/CLK0;X36/Y2/0_0_G_HPBX0000->0_0_CLK0;5;X35/Y2/G_HPBX0000;;5;X35/Y2/CLK2_SLICE;X35/Y2/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X35/Y2/MUXCLK2;X35/Y2/0_0_CLK0->0_0_MUXCLK2;5;X35/Y2/CLK0;X35/Y2/0_0_G_HPBX0000->0_0_CLK0;5;X33/Y2/CLK3_SLICE;X33/Y2/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X33/Y2/MUXCLK3;X33/Y2/0_0_CLK0->0_0_MUXCLK3;5;X33/Y2/CLK2_SLICE;X33/Y2/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X33/Y2/MUXCLK2;X33/Y2/0_0_CLK0->0_0_MUXCLK2;5;X33/Y2/G_HPBX0000;;5;X33/Y2/CLK0_SLICE;X33/Y2/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X33/Y2/MUXCLK0;X33/Y2/0_0_CLK0->0_0_MUXCLK0;5;X33/Y2/CLK0;X33/Y2/0_0_G_HPBX0000->0_0_CLK0;5;X35/Y3/CLK3_SLICE;X35/Y3/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X35/Y3/MUXCLK3;X35/Y3/0_0_CLK0->0_0_MUXCLK3;5;X34/Y4/G_HPBX0000;;5;X34/Y4/CLK0_SLICE;X34/Y4/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X34/Y4/MUXCLK0;X34/Y4/0_0_CLK0->0_0_MUXCLK0;5;X34/Y4/CLK0;X34/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X42/Y5/G_HPBX0000;;5;X42/Y5/CLK0_SLICE;X42/Y5/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X42/Y5/MUXCLK0;X42/Y5/0_0_CLK0->0_0_MUXCLK0;5;X42/Y5/CLK0;X42/Y5/0_0_G_HPBX0000->0_0_CLK0;5;X31/Y5/R_HPBX0000;X31/Y5/0_0_G_VPTX0000->0_0_R_HPBX0000;5;X40/Y5/G_HPBX0000;;5;X40/Y5/CLK0_SLICE;X40/Y5/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X40/Y5/MUXCLK0;X40/Y5/0_0_CLK0->0_0_MUXCLK0;5;X40/Y5/CLK0;X40/Y5/0_0_G_HPBX0000->0_0_CLK0;5;X51/Y6/L_HPBX0000;X51/Y6/0_0_G_VPTX0000->0_0_L_HPBX0000;5;X43/Y6/G_HPBX0000;;5;X43/Y6/CLK0_SLICE;X43/Y6/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X43/Y6/MUXCLK0;X43/Y6/0_0_CLK0->0_0_MUXCLK0;5;X43/Y6/CLK0;X43/Y6/0_0_G_HPBX0000->0_0_CLK0;5;X44/Y5/G_HPBX0000;;5;X44/Y5/CLK0_SLICE;X44/Y5/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X44/Y5/MUXCLK0;X44/Y5/0_0_CLK0->0_0_MUXCLK0;5;X44/Y5/CLK0;X44/Y5/0_0_G_HPBX0000->0_0_CLK0;5;X41/Y4/CLK3_SLICE;X41/Y4/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X41/Y4/MUXCLK3;X41/Y4/0_0_CLK1->0_0_MUXCLK3;5;X31/Y4/R_HPBX0000;X31/Y4/0_0_G_VPTX0000->0_0_R_HPBX0000;5;X40/Y4/G_HPBX0000;;5;X40/Y4/CLK1_SLICE;X40/Y4/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X40/Y4/MUXCLK1;X40/Y4/0_0_CLK0->0_0_MUXCLK1;5;X40/Y4/CLK0;X40/Y4/0_0_G_HPBX0000->0_0_CLK0;5;X40/Y3/CLK0_SLICE;X40/Y3/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X40/Y3/MUXCLK0;X40/Y3/0_0_CLK0->0_0_MUXCLK0;5;X40/Y3/CLK1_SLICE;X40/Y3/0_0_MUXCLK1->0_0_CLK1_SLICE;5;X40/Y3/MUXCLK1;X40/Y3/0_0_CLK0->0_0_MUXCLK1;5;X40/Y3/G_HPBX0000;;5;X40/Y3/CLK3_SLICE;X40/Y3/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X40/Y3/MUXCLK3;X40/Y3/0_0_CLK0->0_0_MUXCLK3;5;X40/Y3/CLK0;X40/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X41/Y2/CLK3_SLICE;X41/Y2/0_0_MUXCLK3->0_0_CLK3_SLICE;5;X41/Y2/MUXCLK3;X41/Y2/0_0_CLK1->0_0_MUXCLK3;5;X35/Y3/G_HPBX0000;;5;X35/Y3/CLK0_SLICE;X35/Y3/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X35/Y3/MUXCLK0;X35/Y3/0_0_CLK0->0_0_MUXCLK0;5;X35/Y3/CLK0;X35/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X51/Y5/L_HPBX0000;X51/Y5/0_0_G_VPTX0000->0_0_L_HPBX0000;5;X41/Y5/G_HPBX0000;;5;X41/Y5/CLK0_SLICE;X41/Y5/0_0_MUXCLK0->0_0_CLK0_SLICE;5;X41/Y5/MUXCLK0;X41/Y5/0_0_CLK0->0_0_MUXCLK0;5;X41/Y5/CLK0;X41/Y5/0_0_G_HPBX0000->0_0_CLK0;5;X34/Y3/G_HPBX0000;;5;X34/Y3/CLK2_SLICE;X34/Y3/0_0_MUXCLK2->0_0_CLK2_SLICE;5;X34/Y3/MUXCLK2;X34/Y3/0_0_CLK0->0_0_MUXCLK2;5;X34/Y3/CLK0;X34/Y3/0_0_G_HPBX0000->0_0_CLK0;5;X41/Y3/WCK1_SLICE;X41/Y3/0_0_CLK1->0_0_WCK1_SLICE;5;X41/Y3/G_HPBX0000;;5;X41/Y3/WCK0_SLICE;X41/Y3/0_0_CLK1->0_0_WCK0_SLICE;5;X41/Y3/CLK1;X41/Y3/0_0_G_HPBX0000->0_0_CLK1;5;X41/Y2/WCK1_SLICE;X41/Y2/0_0_CLK1->0_0_WCK1_SLICE;5;X41/Y4/WCK1_SLICE;X41/Y4/0_0_CLK1->0_0_WCK1_SLICE;5;X51/Y4/L_HPBX0000;X51/Y4/0_0_G_VPTX0000->0_0_L_HPBX0000;5;X41/Y4/G_HPBX0000;;5;X41/Y4/WCK0_SLICE;X41/Y4/0_0_CLK1->0_0_WCK0_SLICE;5;X41/Y4/CLK1;X41/Y4/0_0_G_HPBX0000->0_0_CLK1;5;X42/Y3/WCK1_SLICE;X42/Y3/0_0_CLK1->0_0_WCK1_SLICE;5;X38/Y2/WCK1_SLICE;X38/Y2/0_0_CLK1->0_0_WCK1_SLICE;5;X51/Y2/L_HPBX0000;X51/Y2/0_0_G_VPTX0000->0_0_L_HPBX0000;5;X41/Y2/G_HPBX0000;;5;X41/Y2/WCK0_SLICE;X41/Y2/0_0_CLK1->0_0_WCK0_SLICE;5;X41/Y2/CLK1;X41/Y2/0_0_G_HPBX0000->0_0_CLK1;5;X40/Y2/WCK1_SLICE;X40/Y2/0_0_CLK1->0_0_WCK1_SLICE;5;X39/Y3/WCK1_SLICE;X39/Y3/0_0_CLK1->0_0_WCK1_SLICE;5;X39/Y2/WCK1_SLICE;X39/Y2/0_0_CLK1->0_0_WCK1_SLICE;5;X39/Y2/G_HPBX0000;;5;X39/Y2/WCK0_SLICE;X39/Y2/0_0_CLK1->0_0_WCK0_SLICE;5;X39/Y2/CLK1;X39/Y2/0_0_G_HPBX0000->0_0_CLK1;5;X31/Y3/R_HPBX0000;X31/Y3/0_0_G_VPTX0000->0_0_R_HPBX0000;5;X39/Y3/G_HPBX0000;;5;X39/Y3/WCK0_SLICE;X39/Y3/0_0_CLK1->0_0_WCK0_SLICE;5;X39/Y3/CLK1;X39/Y3/0_0_G_HPBX0000->0_0_CLK1;5;X40/Y2/G_HPBX0000;;5;X40/Y2/WCK0_SLICE;X40/Y2/0_0_CLK1->0_0_WCK0_SLICE;5;X40/Y2/CLK1;X40/Y2/0_0_G_HPBX0000->0_0_CLK1;5;X50/Y10/G_VPTX0000;X50/Y10/0_0_G_HPRX0000->0_0_G_VPTX0000;5;X51/Y3/L_HPBX0000;X51/Y3/0_0_G_VPTX0000->0_0_L_HPBX0000;5;X42/Y3/G_HPBX0000;;5;X42/Y3/WCK0_SLICE;X42/Y3/0_0_CLK1->0_0_WCK0_SLICE;5;X42/Y3/CLK1;X42/Y3/0_0_G_HPBX0000->0_0_CLK1;5;X30/Y10/G_VPTX0000;X30/Y10/0_0_G_HPRX0000->0_0_G_VPTX0000;5;X31/Y2/R_HPBX0000;X31/Y2/0_0_G_VPTX0000->0_0_R_HPBX0000;5;X38/Y2/G_HPBX0000;;5;X38/Y2/WCK0_SLICE;X38/Y2/0_0_CLK1->0_0_WCK0_SLICE;5;X38/Y2/CLK1;X38/Y2/0_0_G_HPBX0000->0_0_CLK1;5;X0/Y0/G_LRPCLK0;X41/Y58/-41_-58_G_HPFE0000->-41_-58_G_LRPCLK0;5;X0/Y0/G_LLPCLK0;X40/Y58/-40_-58_G_HPFE0000->-40_-58_G_LLPCLK0;5;X0/Y0/G_URPCLK0;X41/Y10/-41_-10_G_HPFE0000->-41_-10_G_URPCLK0;5;X0/Y0/G_CLKO_LDCC0;;5;X0/Y0/G_HPFE0000;X3/Y34/-3_-34_G_CLKO_LDCC0->-3_-34_G_HPFE0000;5;X0/Y0/G_ULPCLK0;X40/Y10/-40_-10_G_HPFE0000->-40_-10_G_ULPCLK0;5",
            "ECP5_IS_GLOBAL": "00000000000000000000000000000001"
          }
        },
        "$nextpnr_CCU2C_19$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4703 ] ,
          "attributes": {
            "ROUTING": "X47/Y6/FCIA1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4700 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/FCID1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4697 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/FCIC1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4694 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/FCIB1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_18$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4691 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/FCIA1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_17$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4688 ] ,
          "attributes": {
            "ROUTING": "X46/Y4/FCIA1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4685 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/FCID1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4682 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/FCIC1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_S0_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4679 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/FCIB1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_16$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4676 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/FCIA1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_15$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4673 ] ,
          "attributes": {
            "ROUTING": "X43/Y2/FCIA1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4670 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/FCID1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4667 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/FCIC1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4664 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/FCIB1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_14$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4661 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/FCIA1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_13$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4658 ] ,
          "attributes": {
            "ROUTING": "X43/Y4/FCIA1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4655 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/FCID1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4652 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/FCIC1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4649 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/FCIB1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_12$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4646 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/FCIA1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_11$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4643 ] ,
          "attributes": {
            "ROUTING": "X50/Y4/FCIB1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_C_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4640 ] ,
          "attributes": {
            "ROUTING": "X50/Y4/FCIA1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4637 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/FCID1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4634 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/FCIC1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4631 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/FCIB1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4628 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/FCIA1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4625 ] ,
          "attributes": {
            "ROUTING": "X48/Y4/FCID1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4622 ] ,
          "attributes": {
            "ROUTING": "X48/Y4/FCIC1_SLICE;;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4619 ] ,
          "attributes": {
            "ROUTING": "X48/Y4/FCIB1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_10$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4616 ] ,
          "attributes": {
            "ROUTING": "X48/Y4/FCIA1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_9$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4613 ] ,
          "attributes": {
            "ROUTING": "X38/Y5/FCIA1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4610 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/FCID1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4607 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/FCIC1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4604 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/FCIB1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_8$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4601 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/FCIA1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_7$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4598 ] ,
          "attributes": {
            "ROUTING": "X39/Y6/FCIA1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C_CCU2C_S1_1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4595 ] ,
          "attributes": {
            "ROUTING": "X38/Y6/FCID1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4592 ] ,
          "attributes": {
            "ROUTING": "X38/Y6/FCIC1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_S0_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4589 ] ,
          "attributes": {
            "ROUTING": "X38/Y6/FCIB1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_6$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4586 ] ,
          "attributes": {
            "ROUTING": "X38/Y6/FCIA1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_5$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4583 ] ,
          "attributes": {
            "ROUTING": "X38/Y3/FCIA1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4580 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/FCID1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4577 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/FCIC1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4574 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/FCIB1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_4$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4571 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/FCIA1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_3$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4568 ] ,
          "attributes": {
            "ROUTING": "X39/Y4/FCIA1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4565 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/FCID1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4562 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/FCIC1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4559 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/FCIB1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_2$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4556 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/FCIA1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_1$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4553 ] ,
          "attributes": {
            "ROUTING": "X35/Y5/FCIB1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_C_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4550 ] ,
          "attributes": {
            "ROUTING": "X35/Y5/FCIA1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_6_C_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4547 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/FCID1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_4_C_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4544 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/FCIC1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_D_CCU2C_S0$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4541 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/FCIB1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_2_D_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4538 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/FCIA1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_1_D_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4535 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/FCID1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_11_C_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4532 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/FCIC1_SLICE;;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_1_C_CCU2C_S1$CCU2_FCI_INT": {
          "hide_name": 0,
          "bits": [ 4529 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/FCIB1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_0$CCU2_FCI_INT": {
          "hide_name": 1,
          "bits": [ 4526 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/FCIA1_SLICE;;1"
          }
        },
        "$nextpnr_CCU2C_19$CIN": {
          "hide_name": 1,
          "bits": [ 4523 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/FCO_SLICE;;1;X46/Y6/FCO;X46/Y6/0_0_FCO_SLICE->0_0_FCO;1;X47/Y6/HFIE0000;X46/Y6/0_0_FCO->1_0_HFIE0000;1;X47/Y6/FCI;X47/Y6/0_0_HFIE0000->0_0_FCI;1;X47/Y6/FCI_SLICE;X47/Y6/0_0_FCI->0_0_FCI_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_18$COUT": {
          "hide_name": 1,
          "bits": [ 4521 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/FCOA_SLICE;;1;X46/Y6/FCIB_SLICE;X46/Y6/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_17$CIN": {
          "hide_name": 1,
          "bits": [ 4519 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/FCO_SLICE;;1;X45/Y4/FCO;X45/Y4/0_0_FCO_SLICE->0_0_FCO;1;X46/Y4/HFIE0000;X45/Y4/0_0_FCO->1_0_HFIE0000;1;X46/Y4/FCI;X46/Y4/0_0_HFIE0000->0_0_FCI;1;X46/Y4/FCI_SLICE;X46/Y4/0_0_FCI->0_0_FCI_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_16$COUT": {
          "hide_name": 1,
          "bits": [ 4517 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/FCOA_SLICE;;1;X45/Y4/FCIB_SLICE;X45/Y4/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_15$CIN": {
          "hide_name": 1,
          "bits": [ 4515 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/FCO_SLICE;;1;X42/Y2/FCO;X42/Y2/0_0_FCO_SLICE->0_0_FCO;1;X43/Y2/HFIE0000;X42/Y2/0_0_FCO->1_0_HFIE0000;1;X43/Y2/FCI;X43/Y2/0_0_HFIE0000->0_0_FCI;1;X43/Y2/FCI_SLICE;X43/Y2/0_0_FCI->0_0_FCI_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_14$COUT": {
          "hide_name": 1,
          "bits": [ 4513 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/FCOA_SLICE;;1;X42/Y2/FCIB_SLICE;X42/Y2/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_13$CIN": {
          "hide_name": 1,
          "bits": [ 4511 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/FCO_SLICE;;1;X42/Y4/FCO;X42/Y4/0_0_FCO_SLICE->0_0_FCO;1;X43/Y4/HFIE0000;X42/Y4/0_0_FCO->1_0_HFIE0000;1;X43/Y4/FCI;X43/Y4/0_0_HFIE0000->0_0_FCI;1;X43/Y4/FCI_SLICE;X43/Y4/0_0_FCI->0_0_FCI_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_12$COUT": {
          "hide_name": 1,
          "bits": [ 4509 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/FCOA_SLICE;;1;X42/Y4/FCIB_SLICE;X42/Y4/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_11$CIN": {
          "hide_name": 1,
          "bits": [ 4507 ] ,
          "attributes": {
            "ROUTING": "X50/Y4/FCOA_SLICE;;1;X50/Y4/FCIB_SLICE;X50/Y4/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_10$COUT": {
          "hide_name": 1,
          "bits": [ 4505 ] ,
          "attributes": {
            "ROUTING": "X48/Y4/FCOA_SLICE;;1;X48/Y4/FCIB_SLICE;X48/Y4/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_9$CIN": {
          "hide_name": 1,
          "bits": [ 4503 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/FCO_SLICE;;1;X37/Y5/FCO;X37/Y5/0_0_FCO_SLICE->0_0_FCO;1;X38/Y5/HFIE0000;X37/Y5/0_0_FCO->1_0_HFIE0000;1;X38/Y5/FCI;X38/Y5/0_0_HFIE0000->0_0_FCI;1;X38/Y5/FCI_SLICE;X38/Y5/0_0_FCI->0_0_FCI_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_8$COUT": {
          "hide_name": 1,
          "bits": [ 4501 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/FCOA_SLICE;;1;X37/Y5/FCIB_SLICE;X37/Y5/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_7$CIN": {
          "hide_name": 1,
          "bits": [ 4499 ] ,
          "attributes": {
            "ROUTING": "X38/Y6/FCO_SLICE;;1;X38/Y6/FCO;X38/Y6/0_0_FCO_SLICE->0_0_FCO;1;X39/Y6/HFIE0000;X38/Y6/0_0_FCO->1_0_HFIE0000;1;X39/Y6/FCI;X39/Y6/0_0_HFIE0000->0_0_FCI;1;X39/Y6/FCI_SLICE;X39/Y6/0_0_FCI->0_0_FCI_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_6$COUT": {
          "hide_name": 1,
          "bits": [ 4497 ] ,
          "attributes": {
            "ROUTING": "X38/Y6/FCOA_SLICE;;1;X38/Y6/FCIB_SLICE;X38/Y6/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_5$CIN": {
          "hide_name": 1,
          "bits": [ 4495 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/FCO_SLICE;;1;X37/Y3/FCO;X37/Y3/0_0_FCO_SLICE->0_0_FCO;1;X38/Y3/HFIE0000;X37/Y3/0_0_FCO->1_0_HFIE0000;1;X38/Y3/FCI;X38/Y3/0_0_HFIE0000->0_0_FCI;1;X38/Y3/FCI_SLICE;X38/Y3/0_0_FCI->0_0_FCI_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_4$COUT": {
          "hide_name": 1,
          "bits": [ 4493 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/FCOA_SLICE;;1;X37/Y3/FCIB_SLICE;X37/Y3/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_3$CIN": {
          "hide_name": 1,
          "bits": [ 4491 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/FCO_SLICE;;1;X38/Y4/FCO;X38/Y4/0_0_FCO_SLICE->0_0_FCO;1;X39/Y4/HFIE0000;X38/Y4/0_0_FCO->1_0_HFIE0000;1;X39/Y4/FCI;X39/Y4/0_0_HFIE0000->0_0_FCI;1;X39/Y4/FCI_SLICE;X39/Y4/0_0_FCI->0_0_FCI_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_2$COUT": {
          "hide_name": 1,
          "bits": [ 4489 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/FCOA_SLICE;;1;X38/Y4/FCIB_SLICE;X38/Y4/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_1$CIN": {
          "hide_name": 1,
          "bits": [ 4487 ] ,
          "attributes": {
            "ROUTING": "X35/Y5/FCOA_SLICE;;1;X35/Y5/FCIB_SLICE;X35/Y5/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "$nextpnr_CCU2C_0$COUT": {
          "hide_name": 1,
          "bits": [ 4485 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/FCOA_SLICE;;1;X33/Y5/FCIB_SLICE;X33/Y5/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$RAMW_SLICE$conn$WDO3": {
          "hide_name": 0,
          "bits": [ 4481 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/WDO3C_SLICE;;1;X41/Y3/WD3;X41/Y3/0_0_WDO3C_SLICE->0_0_WD3;1;X41/Y3/WD1B_SLICE;X41/Y3/0_0_WD3->0_0_WD1B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$RAMW_SLICE$conn$WDO2": {
          "hide_name": 0,
          "bits": [ 4479 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/WDO2C_SLICE;;1;X41/Y3/WD2;X41/Y3/0_0_WDO2C_SLICE->0_0_WD2;1;X41/Y3/WD0B_SLICE;X41/Y3/0_0_WD2->0_0_WD0B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$RAMW_SLICE$conn$WDO1": {
          "hide_name": 0,
          "bits": [ 4477 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/WDO1C_SLICE;;1;X41/Y3/WD1;X41/Y3/0_0_WDO1C_SLICE->0_0_WD1;1;X41/Y3/WD1A_SLICE;X41/Y3/0_0_WD1->0_0_WD1A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$RAMW_SLICE$conn$WDO0": {
          "hide_name": 0,
          "bits": [ 4475 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/WDO0C_SLICE;;1;X41/Y3/WD0;X41/Y3/0_0_WDO0C_SLICE->0_0_WD0;1;X41/Y3/WD0A_SLICE;X41/Y3/0_0_WD0->0_0_WD0A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$RAMW_SLICE$conn$WADO3": {
          "hide_name": 0,
          "bits": [ 4474 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/WAD3B_SLICE;X41/Y3/0_0_WAD3->0_0_WAD3B_SLICE;1;X41/Y3/WADO3C_SLICE;;1;X41/Y3/WAD3;X41/Y3/0_0_WADO3C_SLICE->0_0_WAD3;1;X41/Y3/WAD3A_SLICE;X41/Y3/0_0_WAD3->0_0_WAD3A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$RAMW_SLICE$conn$WADO2": {
          "hide_name": 0,
          "bits": [ 4473 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/WAD2B_SLICE;X41/Y3/0_0_WAD2->0_0_WAD2B_SLICE;1;X41/Y3/WADO2C_SLICE;;1;X41/Y3/WAD2;X41/Y3/0_0_WADO2C_SLICE->0_0_WAD2;1;X41/Y3/WAD2A_SLICE;X41/Y3/0_0_WAD2->0_0_WAD2A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$RAMW_SLICE$conn$WADO1": {
          "hide_name": 0,
          "bits": [ 4472 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/WAD1A_SLICE;X41/Y3/0_0_WAD1->0_0_WAD1A_SLICE;1;X41/Y3/WADO1C_SLICE;;1;X41/Y3/WAD1;X41/Y3/0_0_WADO1C_SLICE->0_0_WAD1;1;X41/Y3/WAD1B_SLICE;X41/Y3/0_0_WAD1->0_0_WAD1B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0$RAMW_SLICE$conn$WADO0": {
          "hide_name": 0,
          "bits": [ 4471 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/WAD0A_SLICE;X41/Y3/0_0_WAD0->0_0_WAD0A_SLICE;1;X41/Y3/WADO0C_SLICE;;1;X41/Y3/WAD0;X41/Y3/0_0_WADO0C_SLICE->0_0_WAD0;1;X41/Y3/WAD0B_SLICE;X41/Y3/0_0_WAD0->0_0_WAD0B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$RAMW_SLICE$conn$WDO3": {
          "hide_name": 0,
          "bits": [ 4466 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/WDO3C_SLICE;;1;X41/Y2/WD3;X41/Y2/0_0_WDO3C_SLICE->0_0_WD3;1;X41/Y2/WD1B_SLICE;X41/Y2/0_0_WD3->0_0_WD1B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$RAMW_SLICE$conn$WDO2": {
          "hide_name": 0,
          "bits": [ 4464 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/WDO2C_SLICE;;1;X41/Y2/WD2;X41/Y2/0_0_WDO2C_SLICE->0_0_WD2;1;X41/Y2/WD0B_SLICE;X41/Y2/0_0_WD2->0_0_WD0B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$RAMW_SLICE$conn$WDO1": {
          "hide_name": 0,
          "bits": [ 4462 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/WDO1C_SLICE;;1;X41/Y2/WD1;X41/Y2/0_0_WDO1C_SLICE->0_0_WD1;1;X41/Y2/WD1A_SLICE;X41/Y2/0_0_WD1->0_0_WD1A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$RAMW_SLICE$conn$WDO0": {
          "hide_name": 0,
          "bits": [ 4460 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/WDO0C_SLICE;;1;X41/Y2/WD0;X41/Y2/0_0_WDO0C_SLICE->0_0_WD0;1;X41/Y2/WD0A_SLICE;X41/Y2/0_0_WD0->0_0_WD0A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$RAMW_SLICE$conn$WADO3": {
          "hide_name": 0,
          "bits": [ 4459 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/WAD3B_SLICE;X41/Y2/0_0_WAD3->0_0_WAD3B_SLICE;1;X41/Y2/WADO3C_SLICE;;1;X41/Y2/WAD3;X41/Y2/0_0_WADO3C_SLICE->0_0_WAD3;1;X41/Y2/WAD3A_SLICE;X41/Y2/0_0_WAD3->0_0_WAD3A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$RAMW_SLICE$conn$WADO2": {
          "hide_name": 0,
          "bits": [ 4458 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/WAD2A_SLICE;X41/Y2/0_0_WAD2->0_0_WAD2A_SLICE;1;X41/Y2/WADO2C_SLICE;;1;X41/Y2/WAD2;X41/Y2/0_0_WADO2C_SLICE->0_0_WAD2;1;X41/Y2/WAD2B_SLICE;X41/Y2/0_0_WAD2->0_0_WAD2B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$RAMW_SLICE$conn$WADO1": {
          "hide_name": 0,
          "bits": [ 4457 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/WAD1A_SLICE;X41/Y2/0_0_WAD1->0_0_WAD1A_SLICE;1;X41/Y2/WADO1C_SLICE;;1;X41/Y2/WAD1;X41/Y2/0_0_WADO1C_SLICE->0_0_WAD1;1;X41/Y2/WAD1B_SLICE;X41/Y2/0_0_WAD1->0_0_WAD1B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1$RAMW_SLICE$conn$WADO0": {
          "hide_name": 0,
          "bits": [ 4456 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/WAD0B_SLICE;X41/Y2/0_0_WAD0->0_0_WAD0B_SLICE;1;X41/Y2/WADO0C_SLICE;;1;X41/Y2/WAD0;X41/Y2/0_0_WADO0C_SLICE->0_0_WAD0;1;X41/Y2/WAD0A_SLICE;X41/Y2/0_0_WAD0->0_0_WAD0A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$RAMW_SLICE$conn$WDO3": {
          "hide_name": 0,
          "bits": [ 4451 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/WDO3C_SLICE;;1;X41/Y4/WD3;X41/Y4/0_0_WDO3C_SLICE->0_0_WD3;1;X41/Y4/WD1B_SLICE;X41/Y4/0_0_WD3->0_0_WD1B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$RAMW_SLICE$conn$WDO2": {
          "hide_name": 0,
          "bits": [ 4449 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/WDO2C_SLICE;;1;X41/Y4/WD2;X41/Y4/0_0_WDO2C_SLICE->0_0_WD2;1;X41/Y4/WD0B_SLICE;X41/Y4/0_0_WD2->0_0_WD0B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$RAMW_SLICE$conn$WDO1": {
          "hide_name": 0,
          "bits": [ 4447 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/WDO1C_SLICE;;1;X41/Y4/WD1;X41/Y4/0_0_WDO1C_SLICE->0_0_WD1;1;X41/Y4/WD1A_SLICE;X41/Y4/0_0_WD1->0_0_WD1A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$RAMW_SLICE$conn$WDO0": {
          "hide_name": 0,
          "bits": [ 4445 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/WDO0C_SLICE;;1;X41/Y4/WD0;X41/Y4/0_0_WDO0C_SLICE->0_0_WD0;1;X41/Y4/WD0A_SLICE;X41/Y4/0_0_WD0->0_0_WD0A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$RAMW_SLICE$conn$WADO3": {
          "hide_name": 0,
          "bits": [ 4444 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/WAD3B_SLICE;X41/Y4/0_0_WAD3->0_0_WAD3B_SLICE;1;X41/Y4/WADO3C_SLICE;;1;X41/Y4/WAD3;X41/Y4/0_0_WADO3C_SLICE->0_0_WAD3;1;X41/Y4/WAD3A_SLICE;X41/Y4/0_0_WAD3->0_0_WAD3A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$RAMW_SLICE$conn$WADO2": {
          "hide_name": 0,
          "bits": [ 4443 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/WAD2B_SLICE;X41/Y4/0_0_WAD2->0_0_WAD2B_SLICE;1;X41/Y4/WADO2C_SLICE;;1;X41/Y4/WAD2;X41/Y4/0_0_WADO2C_SLICE->0_0_WAD2;1;X41/Y4/WAD2A_SLICE;X41/Y4/0_0_WAD2->0_0_WAD2A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$RAMW_SLICE$conn$WADO1": {
          "hide_name": 0,
          "bits": [ 4442 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/WAD1A_SLICE;X41/Y4/0_0_WAD1->0_0_WAD1A_SLICE;1;X41/Y4/WADO1C_SLICE;;1;X41/Y4/WAD1;X41/Y4/0_0_WADO1C_SLICE->0_0_WAD1;1;X41/Y4/WAD1B_SLICE;X41/Y4/0_0_WAD1->0_0_WAD1B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.2$RAMW_SLICE$conn$WADO0": {
          "hide_name": 0,
          "bits": [ 4441 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/WAD0A_SLICE;X41/Y4/0_0_WAD0->0_0_WAD0A_SLICE;1;X41/Y4/WADO0C_SLICE;;1;X41/Y4/WAD0;X41/Y4/0_0_WADO0C_SLICE->0_0_WAD0;1;X41/Y4/WAD0B_SLICE;X41/Y4/0_0_WAD0->0_0_WAD0B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$RAMW_SLICE$conn$WDO3": {
          "hide_name": 0,
          "bits": [ 4436 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/WDO3C_SLICE;;1;X42/Y3/WD3;X42/Y3/0_0_WDO3C_SLICE->0_0_WD3;1;X42/Y3/WD1B_SLICE;X42/Y3/0_0_WD3->0_0_WD1B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$RAMW_SLICE$conn$WDO2": {
          "hide_name": 0,
          "bits": [ 4434 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/WDO2C_SLICE;;1;X42/Y3/WD2;X42/Y3/0_0_WDO2C_SLICE->0_0_WD2;1;X42/Y3/WD0B_SLICE;X42/Y3/0_0_WD2->0_0_WD0B_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$RAMW_SLICE$conn$WDO1": {
          "hide_name": 0,
          "bits": [ 4432 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/WDO1C_SLICE;;1;X42/Y3/WD1;X42/Y3/0_0_WDO1C_SLICE->0_0_WD1;1;X42/Y3/WD1A_SLICE;X42/Y3/0_0_WD1->0_0_WD1A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$RAMW_SLICE$conn$WDO0": {
          "hide_name": 0,
          "bits": [ 4430 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/WDO0C_SLICE;;1;X42/Y3/WD0;X42/Y3/0_0_WDO0C_SLICE->0_0_WD0;1;X42/Y3/WD0A_SLICE;X42/Y3/0_0_WD0->0_0_WD0A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$RAMW_SLICE$conn$WADO3": {
          "hide_name": 0,
          "bits": [ 4429 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/WAD3B_SLICE;X42/Y3/0_0_WAD3->0_0_WAD3B_SLICE;1;X42/Y3/WADO3C_SLICE;;1;X42/Y3/WAD3;X42/Y3/0_0_WADO3C_SLICE->0_0_WAD3;1;X42/Y3/WAD3A_SLICE;X42/Y3/0_0_WAD3->0_0_WAD3A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$RAMW_SLICE$conn$WADO2": {
          "hide_name": 0,
          "bits": [ 4428 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/WAD2B_SLICE;X42/Y3/0_0_WAD2->0_0_WAD2B_SLICE;1;X42/Y3/WADO2C_SLICE;;1;X42/Y3/WAD2;X42/Y3/0_0_WADO2C_SLICE->0_0_WAD2;1;X42/Y3/WAD2A_SLICE;X42/Y3/0_0_WAD2->0_0_WAD2A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$RAMW_SLICE$conn$WADO1": {
          "hide_name": 0,
          "bits": [ 4427 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/WAD1B_SLICE;X42/Y3/0_0_WAD1->0_0_WAD1B_SLICE;1;X42/Y3/WADO1C_SLICE;;1;X42/Y3/WAD1;X42/Y3/0_0_WADO1C_SLICE->0_0_WAD1;1;X42/Y3/WAD1A_SLICE;X42/Y3/0_0_WAD1->0_0_WAD1A_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.3$RAMW_SLICE$conn$WADO0": {
          "hide_name": 0,
          "bits": [ 4426 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/WAD0B_SLICE;X42/Y3/0_0_WAD0->0_0_WAD0B_SLICE;1;X42/Y3/WADO0C_SLICE;;1;X42/Y3/WAD0;X42/Y3/0_0_WADO0C_SLICE->0_0_WAD0;1;X42/Y3/WAD0A_SLICE;X42/Y3/0_0_WAD0->0_0_WAD0A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$RAMW_SLICE$conn$WDO3": {
          "hide_name": 0,
          "bits": [ 4421 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/WDO3C_SLICE;;1;X38/Y2/WD3;X38/Y2/0_0_WDO3C_SLICE->0_0_WD3;1;X38/Y2/WD1B_SLICE;X38/Y2/0_0_WD3->0_0_WD1B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$RAMW_SLICE$conn$WDO2": {
          "hide_name": 0,
          "bits": [ 4419 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/WDO2C_SLICE;;1;X38/Y2/WD2;X38/Y2/0_0_WDO2C_SLICE->0_0_WD2;1;X38/Y2/WD0B_SLICE;X38/Y2/0_0_WD2->0_0_WD0B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$RAMW_SLICE$conn$WDO1": {
          "hide_name": 0,
          "bits": [ 4417 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/WDO1C_SLICE;;1;X38/Y2/WD1;X38/Y2/0_0_WDO1C_SLICE->0_0_WD1;1;X38/Y2/WD1A_SLICE;X38/Y2/0_0_WD1->0_0_WD1A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$RAMW_SLICE$conn$WDO0": {
          "hide_name": 0,
          "bits": [ 4415 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/WDO0C_SLICE;;1;X38/Y2/WD0;X38/Y2/0_0_WDO0C_SLICE->0_0_WD0;1;X38/Y2/WD0A_SLICE;X38/Y2/0_0_WD0->0_0_WD0A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$RAMW_SLICE$conn$WADO3": {
          "hide_name": 0,
          "bits": [ 4414 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/WAD3A_SLICE;X38/Y2/0_0_WAD3->0_0_WAD3A_SLICE;1;X38/Y2/WADO3C_SLICE;;1;X38/Y2/WAD3;X38/Y2/0_0_WADO3C_SLICE->0_0_WAD3;1;X38/Y2/WAD3B_SLICE;X38/Y2/0_0_WAD3->0_0_WAD3B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$RAMW_SLICE$conn$WADO2": {
          "hide_name": 0,
          "bits": [ 4413 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/WAD2B_SLICE;X38/Y2/0_0_WAD2->0_0_WAD2B_SLICE;1;X38/Y2/WADO2C_SLICE;;1;X38/Y2/WAD2;X38/Y2/0_0_WADO2C_SLICE->0_0_WAD2;1;X38/Y2/WAD2A_SLICE;X38/Y2/0_0_WAD2->0_0_WAD2A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$RAMW_SLICE$conn$WADO1": {
          "hide_name": 0,
          "bits": [ 4412 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/WAD1B_SLICE;X38/Y2/0_0_WAD1->0_0_WAD1B_SLICE;1;X38/Y2/WADO1C_SLICE;;1;X38/Y2/WAD1;X38/Y2/0_0_WADO1C_SLICE->0_0_WAD1;1;X38/Y2/WAD1A_SLICE;X38/Y2/0_0_WAD1->0_0_WAD1A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.0$RAMW_SLICE$conn$WADO0": {
          "hide_name": 0,
          "bits": [ 4411 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/WAD0B_SLICE;X38/Y2/0_0_WAD0->0_0_WAD0B_SLICE;1;X38/Y2/WADO0C_SLICE;;1;X38/Y2/WAD0;X38/Y2/0_0_WADO0C_SLICE->0_0_WAD0;1;X38/Y2/WAD0A_SLICE;X38/Y2/0_0_WAD0->0_0_WAD0A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$RAMW_SLICE$conn$WDO3": {
          "hide_name": 0,
          "bits": [ 4406 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/WDO3C_SLICE;;1;X40/Y2/WD3;X40/Y2/0_0_WDO3C_SLICE->0_0_WD3;1;X40/Y2/WD1B_SLICE;X40/Y2/0_0_WD3->0_0_WD1B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$RAMW_SLICE$conn$WDO2": {
          "hide_name": 0,
          "bits": [ 4404 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/WDO2C_SLICE;;1;X40/Y2/WD2;X40/Y2/0_0_WDO2C_SLICE->0_0_WD2;1;X40/Y2/WD0B_SLICE;X40/Y2/0_0_WD2->0_0_WD0B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$RAMW_SLICE$conn$WDO1": {
          "hide_name": 0,
          "bits": [ 4402 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/WDO1C_SLICE;;1;X40/Y2/WD1;X40/Y2/0_0_WDO1C_SLICE->0_0_WD1;1;X40/Y2/WD1A_SLICE;X40/Y2/0_0_WD1->0_0_WD1A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$RAMW_SLICE$conn$WDO0": {
          "hide_name": 0,
          "bits": [ 4400 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/WDO0C_SLICE;;1;X40/Y2/WD0;X40/Y2/0_0_WDO0C_SLICE->0_0_WD0;1;X40/Y2/WD0A_SLICE;X40/Y2/0_0_WD0->0_0_WD0A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$RAMW_SLICE$conn$WADO3": {
          "hide_name": 0,
          "bits": [ 4399 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/WAD3B_SLICE;X40/Y2/0_0_WAD3->0_0_WAD3B_SLICE;1;X40/Y2/WADO3C_SLICE;;1;X40/Y2/WAD3;X40/Y2/0_0_WADO3C_SLICE->0_0_WAD3;1;X40/Y2/WAD3A_SLICE;X40/Y2/0_0_WAD3->0_0_WAD3A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$RAMW_SLICE$conn$WADO2": {
          "hide_name": 0,
          "bits": [ 4398 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/WAD2B_SLICE;X40/Y2/0_0_WAD2->0_0_WAD2B_SLICE;1;X40/Y2/WADO2C_SLICE;;1;X40/Y2/WAD2;X40/Y2/0_0_WADO2C_SLICE->0_0_WAD2;1;X40/Y2/WAD2A_SLICE;X40/Y2/0_0_WAD2->0_0_WAD2A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$RAMW_SLICE$conn$WADO1": {
          "hide_name": 0,
          "bits": [ 4397 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/WAD1A_SLICE;X40/Y2/0_0_WAD1->0_0_WAD1A_SLICE;1;X40/Y2/WADO1C_SLICE;;1;X40/Y2/WAD1;X40/Y2/0_0_WADO1C_SLICE->0_0_WAD1;1;X40/Y2/WAD1B_SLICE;X40/Y2/0_0_WAD1->0_0_WAD1B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.1$RAMW_SLICE$conn$WADO0": {
          "hide_name": 0,
          "bits": [ 4396 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/WAD0A_SLICE;X40/Y2/0_0_WAD0->0_0_WAD0A_SLICE;1;X40/Y2/WADO0C_SLICE;;1;X40/Y2/WAD0;X40/Y2/0_0_WADO0C_SLICE->0_0_WAD0;1;X40/Y2/WAD0B_SLICE;X40/Y2/0_0_WAD0->0_0_WAD0B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$RAMW_SLICE$conn$WDO3": {
          "hide_name": 0,
          "bits": [ 4391 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/WDO3C_SLICE;;1;X39/Y3/WD3;X39/Y3/0_0_WDO3C_SLICE->0_0_WD3;1;X39/Y3/WD1B_SLICE;X39/Y3/0_0_WD3->0_0_WD1B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$RAMW_SLICE$conn$WDO2": {
          "hide_name": 0,
          "bits": [ 4389 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/WDO2C_SLICE;;1;X39/Y3/WD2;X39/Y3/0_0_WDO2C_SLICE->0_0_WD2;1;X39/Y3/WD0B_SLICE;X39/Y3/0_0_WD2->0_0_WD0B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$RAMW_SLICE$conn$WDO1": {
          "hide_name": 0,
          "bits": [ 4387 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/WDO1C_SLICE;;1;X39/Y3/WD1;X39/Y3/0_0_WDO1C_SLICE->0_0_WD1;1;X39/Y3/WD1A_SLICE;X39/Y3/0_0_WD1->0_0_WD1A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$RAMW_SLICE$conn$WDO0": {
          "hide_name": 0,
          "bits": [ 4385 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/WDO0C_SLICE;;1;X39/Y3/WD0;X39/Y3/0_0_WDO0C_SLICE->0_0_WD0;1;X39/Y3/WD0A_SLICE;X39/Y3/0_0_WD0->0_0_WD0A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$RAMW_SLICE$conn$WADO3": {
          "hide_name": 0,
          "bits": [ 4384 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/WAD3A_SLICE;X39/Y3/0_0_WAD3->0_0_WAD3A_SLICE;1;X39/Y3/WADO3C_SLICE;;1;X39/Y3/WAD3;X39/Y3/0_0_WADO3C_SLICE->0_0_WAD3;1;X39/Y3/WAD3B_SLICE;X39/Y3/0_0_WAD3->0_0_WAD3B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$RAMW_SLICE$conn$WADO2": {
          "hide_name": 0,
          "bits": [ 4383 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/WAD2B_SLICE;X39/Y3/0_0_WAD2->0_0_WAD2B_SLICE;1;X39/Y3/WADO2C_SLICE;;1;X39/Y3/WAD2;X39/Y3/0_0_WADO2C_SLICE->0_0_WAD2;1;X39/Y3/WAD2A_SLICE;X39/Y3/0_0_WAD2->0_0_WAD2A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$RAMW_SLICE$conn$WADO1": {
          "hide_name": 0,
          "bits": [ 4382 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/WAD1B_SLICE;X39/Y3/0_0_WAD1->0_0_WAD1B_SLICE;1;X39/Y3/WADO1C_SLICE;;1;X39/Y3/WAD1;X39/Y3/0_0_WADO1C_SLICE->0_0_WAD1;1;X39/Y3/WAD1A_SLICE;X39/Y3/0_0_WAD1->0_0_WAD1A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2$RAMW_SLICE$conn$WADO0": {
          "hide_name": 0,
          "bits": [ 4381 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/WAD0B_SLICE;X39/Y3/0_0_WAD0->0_0_WAD0B_SLICE;1;X39/Y3/WADO0C_SLICE;;1;X39/Y3/WAD0;X39/Y3/0_0_WADO0C_SLICE->0_0_WAD0;1;X39/Y3/WAD0A_SLICE;X39/Y3/0_0_WAD0->0_0_WAD0A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$RAMW_SLICE$conn$WDO3": {
          "hide_name": 0,
          "bits": [ 4376 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/WDO3C_SLICE;;1;X39/Y2/WD3;X39/Y2/0_0_WDO3C_SLICE->0_0_WD3;1;X39/Y2/WD1B_SLICE;X39/Y2/0_0_WD3->0_0_WD1B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$RAMW_SLICE$conn$WDO2": {
          "hide_name": 0,
          "bits": [ 4374 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/WDO2C_SLICE;;1;X39/Y2/WD2;X39/Y2/0_0_WDO2C_SLICE->0_0_WD2;1;X39/Y2/WD0B_SLICE;X39/Y2/0_0_WD2->0_0_WD0B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$RAMW_SLICE$conn$WDO1": {
          "hide_name": 0,
          "bits": [ 4372 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/WDO1C_SLICE;;1;X39/Y2/WD1;X39/Y2/0_0_WDO1C_SLICE->0_0_WD1;1;X39/Y2/WD1A_SLICE;X39/Y2/0_0_WD1->0_0_WD1A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$RAMW_SLICE$conn$WDO0": {
          "hide_name": 0,
          "bits": [ 4370 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/WDO0C_SLICE;;1;X39/Y2/WD0;X39/Y2/0_0_WDO0C_SLICE->0_0_WD0;1;X39/Y2/WD0A_SLICE;X39/Y2/0_0_WD0->0_0_WD0A_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$RAMW_SLICE$conn$WADO3": {
          "hide_name": 0,
          "bits": [ 4369 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/WAD3A_SLICE;X39/Y2/0_0_WAD3->0_0_WAD3A_SLICE;1;X39/Y2/WADO3C_SLICE;;1;X39/Y2/WAD3;X39/Y2/0_0_WADO3C_SLICE->0_0_WAD3;1;X39/Y2/WAD3B_SLICE;X39/Y2/0_0_WAD3->0_0_WAD3B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$RAMW_SLICE$conn$WADO2": {
          "hide_name": 0,
          "bits": [ 4368 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/WAD2A_SLICE;X39/Y2/0_0_WAD2->0_0_WAD2A_SLICE;1;X39/Y2/WADO2C_SLICE;;1;X39/Y2/WAD2;X39/Y2/0_0_WADO2C_SLICE->0_0_WAD2;1;X39/Y2/WAD2B_SLICE;X39/Y2/0_0_WAD2->0_0_WAD2B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$RAMW_SLICE$conn$WADO1": {
          "hide_name": 0,
          "bits": [ 4367 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/WAD1A_SLICE;X39/Y2/0_0_WAD1->0_0_WAD1A_SLICE;1;X39/Y2/WADO1C_SLICE;;1;X39/Y2/WAD1;X39/Y2/0_0_WADO1C_SLICE->0_0_WAD1;1;X39/Y2/WAD1B_SLICE;X39/Y2/0_0_WAD1->0_0_WAD1B_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3$RAMW_SLICE$conn$WADO0": {
          "hide_name": 0,
          "bits": [ 4366 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/WAD0A_SLICE;X39/Y2/0_0_WAD0->0_0_WAD0A_SLICE;1;X39/Y2/WADO0C_SLICE;;1;X39/Y2/WAD0;X39/Y2/0_0_WADO0C_SLICE->0_0_WAD0;1;X39/Y2/WAD0B_SLICE;X39/Y2/0_0_WAD0->0_0_WAD0B_SLICE;1"
          }
        },
        "uart_rx_ready": {
          "hide_name": 0,
          "bits": [ 4204 ] ,
          "attributes": {
            "ROUTING": "X42/Y5/V00B0000;X42/Y5/0_0_H02W0401->0_0_V00B0000;1;X42/Y5/B0;X42/Y5/0_0_V00B0000->0_0_B0;1;X42/Y5/D0_SLICE;X42/Y5/0_0_B0->0_0_D0_SLICE;1;X43/Y5/A5;X43/Y5/1_0_H01W0000->0_0_A5;1;X43/Y5/D5_SLICE;X43/Y5/0_0_A5->0_0_D5_SLICE;1;X44/Y5/Q0_SLICE;;1;X44/Y5/Q0;X44/Y5/0_0_Q0_SLICE->0_0_Q0;1;X44/Y5/H01W0000;X44/Y5/0_0_Q0->0_0_H01W0000;1;X42/Y5/H02W0401;X43/Y5/1_0_H01W0000->-1_0_H02W0401;1;X41/Y5/C0;X41/Y5/1_0_H02W0401->0_0_C0;1;X41/Y5/D0_SLICE;X41/Y5/0_0_C0->0_0_D0_SLICE;1",
            "src": "echo.v:13.7-13.20",
            "hdlname": "myuart uart_rx_ready"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z[1]": {
          "hide_name": 0,
          "bits": [ 4048 ] ,
          "attributes": {
            "ROUTING": "X33/Y2/F5B_SLICE;;1;X33/Y2/F2;X33/Y2/0_0_F5B_SLICE->0_0_F2;1;X33/Y2/H00L0000;X33/Y2/0_0_F2->0_0_H00L0000;1;X33/Y2/M7;X33/Y2/0_0_H00L0000->0_0_M7;1;X33/Y2/M7_SLICE;X33/Y2/0_0_M7->0_0_M7_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_11_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3807 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/FCOC_SLICE;;1;X33/Y5/FCID_SLICE;X33/Y5/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_1_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3806 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/FCOB_SLICE;;1;X33/Y5/FCIC_SLICE;X33/Y5/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 4047 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 4046 ] ,
          "attributes": {
            "ROUTING": "X33/Y2/F3_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z[0]": {
          "hide_name": 0,
          "bits": [ 4044 ] ,
          "attributes": {
            "ROUTING": "X33/Y3/F5A_SLICE;;1;X33/Y3/F0;X33/Y3/0_0_F5A_SLICE->0_0_F0;1;X34/Y3/H01E0001;X33/Y3/0_0_F0->1_0_H01E0001;1;X34/Y2/V02N0001;X34/Y3/0_0_H01E0001->0_-1_V02N0001;1;X33/Y2/H02W0001;X34/Y2/0_0_V02N0001->-1_0_H02W0001;1;X33/Y2/M1;X33/Y2/0_0_H02W0001->0_0_M1;1;X33/Y2/M1_SLICE;X33/Y2/0_0_M1->0_0_M1_SLICE;1"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 4043 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3196 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3195 ] ,
          "attributes": {
            "ROUTING": "X47/Y4/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[3]": {
          "hide_name": 0,
          "bits": [ 3797 ] ,
          "attributes": {
            "ROUTING": "X33/Y4/H00L0100;X33/Y4/0_0_Q1->0_0_H00L0100;1;X33/Y4/D6;X33/Y4/0_0_H00L0100->0_0_D6;1;X33/Y4/A6_SLICE;X33/Y4/0_0_D6->0_0_A6_SLICE;1;X33/Y4/Q1_SLICE;;1;X33/Y4/Q1;X33/Y4/0_0_Q1_SLICE->0_0_Q1;1;X33/Y5/V02S0101;X33/Y4/0_0_Q1->0_1_V02S0101;1;X33/Y5/A5;X33/Y5/0_0_V02S0101->0_0_A5;1;X33/Y5/A5_SLICE;X33/Y5/0_0_A5->0_0_A5_SLICE;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[2]": {
          "hide_name": 0,
          "bits": [ 3796 ] ,
          "attributes": {
            "ROUTING": "X33/Y4/V00T0000;X33/Y4/0_0_Q2->0_0_V00T0000;1;X33/Y4/B6;X33/Y4/0_0_V00T0000->0_0_B6;1;X33/Y4/B6_SLICE;X33/Y4/0_0_B6->0_0_B6_SLICE;1;X33/Y4/Q2_SLICE;;1;X33/Y4/Q2;X33/Y4/0_0_Q2_SLICE->0_0_Q2;1;X33/Y4/V01S0100;X33/Y4/0_0_Q2->0_0_V01S0100;1;X33/Y5/A4;X33/Y5/0_-1_V01S0100->0_0_A4;1;X33/Y5/A4_SLICE;X33/Y5/0_0_A4->0_0_A4_SLICE;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD[2]": {
          "hide_name": 0,
          "bits": [ 3188 ] ,
          "attributes": {
            "ROUTING": "X47/Y4/A2;X47/Y4/0_0_F7->0_0_A2;1;X47/Y4/D2_SLICE;X47/Y4/0_0_A2->0_0_D2_SLICE;1;X47/Y4/F7_SLICE;;1;X47/Y4/F7;X47/Y4/0_0_F7_SLICE->0_0_F7;1;X47/Y4/A3;X47/Y4/0_0_F7->0_0_A3;1;X47/Y4/C3_SLICE;X47/Y4/0_0_A3->0_0_C3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3186 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3185 ] ,
          "attributes": {
            "ROUTING": "X47/Y4/F3_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[3]": {
          "hide_name": 0,
          "bits": [ 3794 ] ,
          "attributes": {
            "ROUTING": "X33/Y4/F1_SLICE;;1;X33/Y4/F1;X33/Y4/0_0_F1_SLICE->0_0_F1;1;X33/Y4/DI1;X33/Y4/0_0_F1->0_0_DI1;1;X33/Y4/DI1_SLICE;X33/Y4/0_0_DI1->0_0_DI1_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_11_C[2]": {
          "hide_name": 0,
          "bits": [ 3793 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/F5_SLICE;;1;X33/Y5/F5;X33/Y5/0_0_F5_SLICE->0_0_F5;1;X33/Y4/V01N0001;X33/Y5/0_0_F5->0_-1_V01N0001;1;X33/Y4/B1;X33/Y4/0_0_V01N0001->0_0_B1;1;X33/Y4/C1_SLICE;X33/Y4/0_0_B1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[2]": {
          "hide_name": 0,
          "bits": [ 3791 ] ,
          "attributes": {
            "ROUTING": "X33/Y4/F2_SLICE;;1;X33/Y4/F2;X33/Y4/0_0_F2_SLICE->0_0_F2;1;X33/Y4/DI2;X33/Y4/0_0_F2->0_0_DI2;1;X33/Y4/DI2_SLICE;X33/Y4/0_0_DI2->0_0_DI2_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_10_C[2]": {
          "hide_name": 0,
          "bits": [ 3790 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/F4_SLICE;;1;X33/Y5/F4;X33/Y5/0_0_F4_SLICE->0_0_F4;1;X33/Y4/V01N0101;X33/Y5/0_0_F4->0_-1_V01N0101;1;X33/Y4/A2;X33/Y4/0_0_V01N0101->0_0_A2;1;X33/Y4/C2_SLICE;X33/Y4/0_0_A2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[1]": {
          "hide_name": 0,
          "bits": [ 3788 ] ,
          "attributes": {
            "ROUTING": "X33/Y4/F3_SLICE;;1;X33/Y4/F3;X33/Y4/0_0_F3_SLICE->0_0_F3;1;X33/Y4/DI3;X33/Y4/0_0_F3->0_0_DI3;1;X33/Y4/DI3_SLICE;X33/Y4/0_0_DI3->0_0_DI3_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_1_C[2]": {
          "hide_name": 0,
          "bits": [ 3787 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/F3_SLICE;;1;X33/Y5/F3;X33/Y5/0_0_F3_SLICE->0_0_F3;1;X33/Y4/V02N0101;X33/Y5/0_0_F3->0_-1_V02N0101;1;X33/Y4/B3;X33/Y4/0_0_V02N0101->0_0_B3;1;X33/Y4/C3_SLICE;X33/Y4/0_0_B3->0_0_C3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[15]": {
          "hide_name": 0,
          "bits": [ 3785 ] ,
          "attributes": {
            "ROUTING": "X35/Y4/F4_SLICE;;1;X35/Y4/F4;X35/Y4/0_0_F4_SLICE->0_0_F4;1;X35/Y4/DI4;X35/Y4/0_0_F4->0_0_DI4;1;X35/Y4/DI4_SLICE;X35/Y4/0_0_DI4->0_0_DI4_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D[4]": {
          "hide_name": 0,
          "bits": [ 3770 ] ,
          "attributes": {
            "ROUTING": "X33/Y3/B2;X33/Y3/0_0_V01N0001->0_0_B2;1;X33/Y3/D2_SLICE;X33/Y3/0_0_B2->0_0_D2_SLICE;1;X33/Y3/D3_SLICE;X33/Y3/0_0_B3->0_0_D3_SLICE;1;X34/Y3/D2_SLICE;X34/Y3/0_0_D2->0_0_D2_SLICE;1;X33/Y4/D1_SLICE;X33/Y4/0_0_A1->0_0_D1_SLICE;1;X33/Y4/H00R0100;X33/Y4/0_0_F7->0_0_H00R0100;1;X33/Y4/C3;X33/Y4/0_0_H00R0100->0_0_C3;1;X33/Y4/D3_SLICE;X33/Y4/0_0_C3->0_0_D3_SLICE;1;X35/Y3/V02N0501;X35/Y4/-1_0_H02E0501->0_-1_V02N0501;1;X35/Y3/A2;X35/Y3/0_0_V02N0501->0_0_A2;1;X35/Y3/D2_SLICE;X35/Y3/0_0_A2->0_0_D2_SLICE;1;X35/Y4/D4_SLICE;X35/Y4/0_0_C4->0_0_D4_SLICE;1;X34/Y4/C4;X34/Y4/0_0_H01E0001->0_0_C4;1;X34/Y4/D4_SLICE;X34/Y4/0_0_C4->0_0_D4_SLICE;1;X33/Y3/V01N0001;X33/Y4/0_0_F7->0_-1_V01N0001;1;X33/Y3/B3;X33/Y3/0_0_V01N0001->0_0_B3;1;X34/Y4/D1;X34/Y4/0_0_H01E0101->0_0_D1;1;X34/Y4/D1_SLICE;X34/Y4/0_0_D1->0_0_D1_SLICE;1;X34/Y4/H01E0101;X33/Y4/0_0_F7->1_0_H01E0101;1;X34/Y4/D3;X34/Y4/0_0_H01E0101->0_0_D3;1;X34/Y4/D3_SLICE;X34/Y4/0_0_D3->0_0_D3_SLICE;1;X33/Y4/B2;X33/Y4/0_0_H00R0100->0_0_B2;1;X33/Y4/D2_SLICE;X33/Y4/0_0_B2->0_0_D2_SLICE;1;X33/Y3/V00T0100;X33/Y3/0_0_V02N0701->0_0_V00T0100;1;X33/Y3/M0;X33/Y3/0_0_V00T0100->0_0_M0;1;X33/Y3/M0_SLICE;X33/Y3/0_0_M0->0_0_M0_SLICE;1;X33/Y4/M4;X33/Y4/1_0_H01E0101->0_0_M4;1;X35/Y4/H02E0601;X34/Y4/0_0_H01E0001->1_0_H02E0601;1;X33/Y4/M4_SLICE;X33/Y4/0_0_M4->0_0_M4_SLICE;1;X34/Y4/H02E0501;X33/Y4/0_0_F7->1_0_H02E0501;1;X35/Y4/A1;X35/Y4/-1_0_H02E0501->0_0_A1;1;X33/Y2/D5;X33/Y2/0_0_H00R0100->0_0_D5;1;X33/Y2/D5_SLICE;X33/Y2/0_0_D5->0_0_D5_SLICE;1;X33/Y2/H00R0100;X33/Y2/0_1_V02N0701->0_0_H00R0100;1;X33/Y2/D4;X33/Y2/0_0_H00R0100->0_0_D4;1;X33/Y2/D4_SLICE;X33/Y2/0_0_D4->0_0_D4_SLICE;1;X34/Y3/D2;X34/Y3/0_0_V02N0001->0_0_D2;1;X34/Y3/V02N0001;X34/Y4/0_0_H01E0001->0_-1_V02N0001;1;X33/Y4/A1;X33/Y4/0_0_F7->0_0_A1;1;X34/Y4/D2_SLICE;X34/Y4/0_0_D2->0_0_D2_SLICE;1;X35/Y4/D1_SLICE;X35/Y4/0_0_A1->0_0_D1_SLICE;1;X34/Y4/D2;X34/Y4/0_0_H01E0101->0_0_D2;1;X35/Y4/C4;X35/Y4/0_0_H02E0601->0_0_C4;1;X33/Y2/M0;X33/Y2/0_0_V00T0100->0_0_M0;1;X33/Y2/M0_SLICE;X33/Y2/0_0_M0->0_0_M0_SLICE;1;X33/Y2/M2_SLICE;X33/Y2/0_0_M2->0_0_M2_SLICE;1;X33/Y3/V02N0701;X33/Y4/0_0_F7->0_-1_V02N0701;1;X33/Y2/M2;X33/Y2/0_0_V00T0100->0_0_M2;1;X33/Y2/V00T0100;X33/Y2/0_1_V02N0701->0_0_V00T0100;1;X33/Y4/F7_SLICE;;1;X33/Y4/F7;X33/Y4/0_0_F7_SLICE->0_0_F7;1;X34/Y4/H01E0001;X33/Y4/0_0_F7->1_0_H01E0001;1;X34/Y3/V02N0201;X34/Y4/0_0_H01E0001->0_-1_V02N0201;1;X35/Y3/H02E0201;X34/Y3/0_0_V02N0201->1_0_H02E0201;1;X35/Y3/D1;X35/Y3/0_0_H02E0201->0_0_D1;1;X35/Y3/D1_SLICE;X35/Y3/0_0_D1->0_0_D1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_C[2]": {
          "hide_name": 0,
          "bits": [ 3768 ] ,
          "attributes": {
            "ROUTING": "X35/Y5/F1_SLICE;;1;X35/Y5/F1;X35/Y5/0_0_F1_SLICE->0_0_F1;1;X35/Y4/V01N0001;X35/Y5/0_0_F1->0_-1_V01N0001;1;X35/Y4/D4;X35/Y4/0_0_V01N0001->0_0_D4;1;X35/Y4/C4_SLICE;X35/Y4/0_0_D4->0_0_C4_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 3766 ] ,
          "attributes": {
            "ROUTING": "X33/Y4/F5_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3764 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D[3]": {
          "hide_name": 0,
          "bits": [ 3749 ] ,
          "attributes": {
            "ROUTING": "X33/Y3/C3;X33/Y3/0_0_F4->0_0_C3;1;X33/Y3/B3_SLICE;X33/Y3/0_0_C3->0_0_B3_SLICE;1;X33/Y3/C2;X33/Y3/0_0_F4->0_0_C2;1;X33/Y3/C2_SLICE;X33/Y3/0_0_C2->0_0_C2_SLICE;1;X33/Y4/C2;X33/Y4/0_0_V02S0601->0_0_C2;1;X33/Y4/B2_SLICE;X33/Y4/0_0_C2->0_0_B2_SLICE;1;X33/Y3/V01S0000;X33/Y3/0_0_F4->0_0_V01S0000;1;X33/Y4/D3;X33/Y4/0_-1_V01S0000->0_0_D3;1;X33/Y4/B3_SLICE;X33/Y4/0_0_D3->0_0_B3_SLICE;1;X34/Y3/C2;X34/Y3/0_0_H02E0401->0_0_C2;1;X34/Y3/B2_SLICE;X34/Y3/0_0_C2->0_0_B2_SLICE;1;X33/Y4/C0_SLICE;X33/Y4/0_0_C0->0_0_C0_SLICE;1;X33/Y4/C1;X33/Y4/0_0_V02S0601->0_0_C1;1;X33/Y4/B1_SLICE;X33/Y4/0_0_C1->0_0_B1_SLICE;1;X33/Y4/C0;X33/Y4/0_0_V02S0601->0_0_C0;1;X34/Y4/B2;X34/Y4/0_0_V02S0301->0_0_B2;1;X34/Y4/B2_SLICE;X34/Y4/0_0_B2->0_0_B2_SLICE;1;X34/Y4/C0;X34/Y4/0_0_V02S0601->0_0_C0;1;X34/Y4/C0_SLICE;X34/Y4/0_0_C0->0_0_C0_SLICE;1;X34/Y3/H01E0101;X33/Y3/0_0_F4->1_0_H01E0101;1;X34/Y4/V02S0301;X34/Y3/0_0_H01E0101->0_1_V02S0301;1;X34/Y4/A4;X34/Y4/0_0_V02S0301->0_0_A4;1;X34/Y4/B4_SLICE;X34/Y4/0_0_A4->0_0_B4_SLICE;1;X34/Y4/C1;X34/Y4/0_0_V02S0601->0_0_C1;1;X34/Y4/B1_SLICE;X34/Y4/0_0_C1->0_0_B1_SLICE;1;X34/Y4/V02S0601;X34/Y3/0_0_H02E0601->0_1_V02S0601;1;X34/Y4/C3;X34/Y4/0_0_V02S0601->0_0_C3;1;X34/Y4/B3_SLICE;X34/Y4/0_0_C3->0_0_B3_SLICE;1;X34/Y3/H02E0601;X33/Y3/0_0_F4->1_0_H02E0601;1;X35/Y3/C2;X35/Y3/-1_0_H02E0601->0_0_C2;1;X35/Y3/B2_SLICE;X35/Y3/0_0_C2->0_0_B2_SLICE;1;X33/Y4/D4;X33/Y4/0_0_V02S0601->0_0_D4;1;X33/Y4/D4_SLICE;X33/Y4/0_0_D4->0_0_D4_SLICE;1;X35/Y4/V00T0000;X35/Y4/0_0_V02S0401->0_0_V00T0000;1;X35/Y4/A4;X35/Y4/0_0_V00T0000->0_0_A4;1;X35/Y4/B4_SLICE;X35/Y4/0_0_A4->0_0_B4_SLICE;1;X33/Y4/D5_SLICE;X33/Y4/0_0_D5->0_0_D5_SLICE;1;X35/Y4/C1;X35/Y4/0_0_V02S0401->0_0_C1;1;X35/Y4/B1_SLICE;X35/Y4/0_0_C1->0_0_B1_SLICE;1;X35/Y4/C0;X35/Y4/0_0_V02S0401->0_0_C0;1;X35/Y4/C0_SLICE;X35/Y4/0_0_C0->0_0_C0_SLICE;1;X33/Y3/F4_SLICE;;1;X33/Y3/F4;X33/Y3/0_0_F4_SLICE->0_0_F4;1;X34/Y3/H02E0401;X33/Y3/0_0_F4->1_0_H02E0401;1;X35/Y4/V02S0401;X35/Y3/-1_0_H02E0401->0_1_V02S0401;1;X33/Y4/V02S0601;X33/Y3/0_0_F4->0_1_V02S0601;1;X33/Y4/D5;X33/Y4/0_0_V02S0601->0_0_D5;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z[5]": {
          "hide_name": 0,
          "bits": [ 3151 ] ,
          "attributes": {
            "ROUTING": "X44/Y2/F5A_SLICE;;1;X44/Y2/F0;X44/Y2/0_0_F5A_SLICE->0_0_F0;1;X45/Y2/H01E0001;X44/Y2/0_0_F0->1_0_H01E0001;1;X45/Y3/V02S0201;X45/Y2/0_0_H01E0001->0_1_V02S0201;1;X44/Y3/H02W0201;X45/Y3/0_0_V02S0201->-1_0_H02W0201;1;X44/Y3/M3;X44/Y3/0_0_H02W0201->0_0_M3;1;X44/Y3/M3_SLICE;X44/Y3/0_0_M3->0_0_M3_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 3150 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 3149 ] ,
          "attributes": {
            "ROUTING": "X44/Y2/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z[1]": {
          "hide_name": 0,
          "bits": [ 3147 ] ,
          "attributes": {
            "ROUTING": "X43/Y3/F5D_SLICE;;1;X43/Y3/F6;X43/Y3/0_0_F5D_SLICE->0_0_F6;1;X43/Y3/H00R0000;X43/Y3/0_0_F6->0_0_H00R0000;1;X43/Y3/M7;X43/Y3/0_0_H00R0000->0_0_M7;1;X43/Y3/M7_SLICE;X43/Y3/0_0_M7->0_0_M7_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_C0[4]": {
          "hide_name": 0,
          "bits": [ 3146 ] ,
          "attributes": {
            "ROUTING": "X44/Y2/V01N0001;X44/Y3/0_0_F5->0_-1_V01N0001;1;X44/Y3/V02S0401;X44/Y2/0_0_V01N0001->0_1_V02S0401;1;X43/Y3/H02W0401;X44/Y3/0_0_V02S0401->-1_0_H02W0401;1;X43/Y3/M6;X43/Y3/0_0_H02W0401->0_0_M6;1;X43/Y3/M6_SLICE;X43/Y3/0_0_M6->0_0_M6_SLICE;1;X44/Y3/F5_SLICE;;1;X44/Y3/F5;X44/Y3/0_0_F5_SLICE->0_0_F5;1;X44/Y2/V02N0701;X44/Y3/0_0_F5->0_-1_V02N0701;1;X44/Y2/V00T0100;X44/Y2/0_0_V02N0701->0_0_V00T0100;1;X44/Y2/M0;X44/Y2/0_0_V00T0100->0_0_M0;1;X44/Y2/M0_SLICE;X44/Y2/0_0_M0->0_0_M0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3145 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3144 ] ,
          "attributes": {
            "ROUTING": "X43/Y3/F7_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "uart_tx_start_LUT4_C_D[3]": {
          "hide_name": 0,
          "bits": [ 3747 ] ,
          "attributes": {
            "ROUTING": "X35/Y3/C1;X35/Y3/1_0_H01W0000->0_0_C1;1;X35/Y3/C1_SLICE;X35/Y3/0_0_C1->0_0_C1_SLICE;1;X33/Y2/V02N0301;X33/Y3/0_0_H06W0003->0_-1_V02N0301;1;X33/Y2/B1;X33/Y2/0_0_V02N0301->0_0_B1;1;X33/Y2/C1_SLICE;X33/Y2/0_0_B1->0_0_C1_SLICE;1;X35/Y2/D6_SLICE;X35/Y2/0_0_D6->0_0_D6_SLICE;1;X34/Y3/H02W0401;X35/Y3/1_0_H01W0000->-1_0_H02W0401;1;X33/Y3/C0;X33/Y3/1_0_H02W0401->0_0_C0;1;X33/Y3/D0_SLICE;X33/Y3/0_0_C0->0_0_D0_SLICE;1;X33/Y4/C5;X33/Y4/0_0_V02S0001->0_0_C5;1;X33/Y4/C5_SLICE;X33/Y4/0_0_C5->0_0_C5_SLICE;1;X33/Y3/D1_SLICE;X33/Y3/0_0_C1->0_0_D1_SLICE;1;X36/Y3/V01S0000;X36/Y3/0_0_Q0->0_0_V01S0000;1;X37/Y4/H02E0001;X36/Y4/0_-1_V01S0000->1_0_H02E0001;1;X37/Y4/D2;X37/Y4/0_0_H02E0001->0_0_D2;1;X37/Y4/D2_SLICE;X37/Y4/0_0_D2->0_0_D2_SLICE;1;X33/Y2/D0;X33/Y2/0_0_V02N0001->0_0_D0;1;X33/Y2/C0_SLICE;X33/Y2/0_0_D0->0_0_C0_SLICE;1;X36/Y3/V01S0100;X36/Y3/0_0_Q0->0_0_V01S0100;1;X37/Y4/H02E0501;X36/Y4/0_-1_V01S0100->1_0_H02E0501;1;X37/Y4/A3;X37/Y4/0_0_H02E0501->0_0_A3;1;X37/Y4/D3_SLICE;X37/Y4/0_0_A3->0_0_D3_SLICE;1;X33/Y4/C4;X33/Y4/0_0_V02S0001->0_0_C4;1;X33/Y4/C4_SLICE;X33/Y4/0_0_C4->0_0_C4_SLICE;1;X33/Y2/V02N0001;X33/Y3/0_0_H06W0003->0_-1_V02N0001;1;X35/Y2/V02N0401;X35/Y3/1_0_H01W0000->0_-1_V02N0401;1;X35/Y2/D6;X35/Y2/0_0_V02N0401->0_0_D6;1;X36/Y3/Q0_SLICE;;1;X36/Y3/Q0;X36/Y3/0_0_Q0_SLICE->0_0_Q0;1;X33/Y3/H06W0003;X36/Y3/0_0_Q0->-3_0_H06W0003;1;X33/Y4/V02S0001;X33/Y3/0_0_H06W0003->0_1_V02S0001;1;X34/Y3/H02W0601;X35/Y3/1_0_H01W0000->-1_0_H02W0601;1;X36/Y3/H01W0000;X36/Y3/0_0_Q0->0_0_H01W0000;1;X33/Y3/C1;X33/Y3/1_0_H02W0601->0_0_C1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "hdlname": "myuart tx_gen.txuart start_tx"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D[1]": {
          "hide_name": 0,
          "bits": [ 3740 ] ,
          "attributes": {
            "ROUTING": "X33/Y2/A1;X33/Y2/0_0_H00L0100->0_0_A1;1;X33/Y2/B1_SLICE;X33/Y2/0_0_A1->0_0_B1_SLICE;1;X33/Y2/H00L0100;X33/Y2/0_0_Q1->0_0_H00L0100;1;X33/Y2/C0;X33/Y2/0_0_H00L0100->0_0_C0;1;X33/Y2/B0_SLICE;X33/Y2/0_0_C0->0_0_B0_SLICE;1;X33/Y3/B0;X33/Y3/0_0_V02S0101->0_0_B0;1;X33/Y3/B0_SLICE;X33/Y3/0_0_B0->0_0_B0_SLICE;1;X33/Y3/B1;X33/Y3/0_0_V02S0101->0_0_B1;1;X33/Y3/B1_SLICE;X33/Y3/0_0_B1->0_0_B1_SLICE;1;X34/Y3/V02S0601;X34/Y2/0_0_H01E0001->0_1_V02S0601;1;X34/Y3/C0;X34/Y3/0_0_V02S0601->0_0_C0;1;X34/Y3/C0_SLICE;X34/Y3/0_0_C0->0_0_C0_SLICE;1;X35/Y2/B6;X35/Y2/-1_0_H02E0301->0_0_B6;1;X35/Y2/C6_SLICE;X35/Y2/0_0_B6->0_0_C6_SLICE;1;X34/Y2/H02E0301;X33/Y2/0_0_Q1->1_0_H02E0301;1;X35/Y3/V02S0301;X35/Y2/-1_0_H02E0301->0_1_V02S0301;1;X35/Y3/B1;X35/Y3/0_0_V02S0301->0_0_B1;1;X35/Y3/B1_SLICE;X35/Y3/0_0_B1->0_0_B1_SLICE;1;X34/Y2/H01E0001;X33/Y2/0_0_Q1->1_0_H01E0001;1;X34/Y3/V02S0001;X34/Y2/0_0_H01E0001->0_1_V02S0001;1;X34/Y3/D1;X34/Y3/0_0_V02S0001->0_0_D1;1;X34/Y3/D1_SLICE;X34/Y3/0_0_D1->0_0_D1_SLICE;1;X33/Y4/A4;X33/Y4/0_-1_V02S0101->0_0_A4;1;X33/Y4/B4_SLICE;X33/Y4/0_0_A4->0_0_B4_SLICE;1;X33/Y2/Q1_SLICE;;1;X33/Y2/Q1;X33/Y2/0_0_Q1_SLICE->0_0_Q1;1;X33/Y3/V02S0101;X33/Y2/0_0_Q1->0_1_V02S0101;1;X33/Y4/A5;X33/Y4/0_-1_V02S0101->0_0_A5;1;X33/Y4/B5_SLICE;X33/Y4/0_0_A5->0_0_B5_SLICE;1",
            "onehot": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z[2]": {
          "hide_name": 0,
          "bits": [ 3136 ] ,
          "attributes": {
            "ROUTING": "X44/Y2/F2_SLICE;;1;X44/Y2/F2;X44/Y2/0_0_F2_SLICE->0_0_F2;1;X44/Y2/DI2;X44/Y2/0_0_F2->0_0_DI2;1;X44/Y2/DI2_SLICE;X44/Y2/0_0_DI2->0_0_DI2_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_4_D[3]": {
          "hide_name": 0,
          "bits": [ 3135 ] ,
          "attributes": {
            "ROUTING": "X44/Y2/F7_SLICE;;1;X44/Y2/F7;X44/Y2/0_0_F7_SLICE->0_0_F7;1;X44/Y2/A2;X44/Y2/0_0_F7->0_0_A2;1;X44/Y2/D2_SLICE;X44/Y2/0_0_A2->0_0_D2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D[0]": {
          "hide_name": 0,
          "bits": [ 3722 ] ,
          "attributes": {
            "ROUTING": "X33/Y2/A5;X33/Y2/0_0_Q5->0_0_A5;1;X33/Y2/A5_SLICE;X33/Y2/0_0_A5->0_0_A5_SLICE;1;X33/Y3/A2;X33/Y3/0_0_V02S0701->0_0_A2;1;X33/Y3/A2_SLICE;X33/Y3/0_0_A2->0_0_A2_SLICE;1;X33/Y3/A3;X33/Y3/0_0_V02S0701->0_0_A3;1;X33/Y3/A3_SLICE;X33/Y3/0_0_A3->0_0_A3_SLICE;1;X33/Y4/D2;X33/Y4/0_0_V00T0100->0_0_D2;1;X33/Y4/A2_SLICE;X33/Y4/0_0_D2->0_0_A2_SLICE;1;X33/Y4/A0;X33/Y4/0_-1_V02S0501->0_0_A0;1;X33/Y4/B0_SLICE;X33/Y4/0_0_A0->0_0_B0_SLICE;1;X34/Y3/A2;X34/Y3/0_0_H02E0701->0_0_A2;1;X34/Y3/A2_SLICE;X34/Y3/0_0_A2->0_0_A2_SLICE;1;X33/Y4/V00T0100;X33/Y4/0_-1_V02S0701->0_0_V00T0100;1;X33/Y4/D1;X33/Y4/0_0_V00T0100->0_0_D1;1;X33/Y4/A1_SLICE;X33/Y4/0_0_D1->0_0_A1_SLICE;1;X33/Y3/V02S0701;X33/Y2/0_0_Q5->0_1_V02S0701;1;X33/Y4/A3;X33/Y4/0_-1_V02S0701->0_0_A3;1;X33/Y4/A3_SLICE;X33/Y4/0_0_A3->0_0_A3_SLICE;1;X35/Y3/M6;X35/Y3/0_0_V00B0100->0_0_M6;1;X35/Y3/M6_SLICE;X35/Y3/0_0_M6->0_0_M6_SLICE;1;X34/Y4/A3;X34/Y4/0_0_V02S0701->0_0_A3;1;X34/Y4/A3_SLICE;X34/Y4/0_0_A3->0_0_A3_SLICE;1;X34/Y4/A0;X34/Y4/0_0_V02S0701->0_0_A0;1;X34/Y4/B0_SLICE;X34/Y4/0_0_A0->0_0_B0_SLICE;1;X34/Y4/A2;X34/Y4/0_0_V02S0701->0_0_A2;1;X34/Y4/A2_SLICE;X34/Y4/0_0_A2->0_0_A2_SLICE;1;X34/Y4/H00R0100;X34/Y4/0_0_V02S0701->0_0_H00R0100;1;X34/Y4/B1;X34/Y4/0_0_H00R0100->0_0_B1;1;X34/Y4/A1_SLICE;X34/Y4/0_0_B1->0_0_A1_SLICE;1;X35/Y3/B2;X35/Y3/-1_0_H02E0301->0_0_B2;1;X35/Y3/A2_SLICE;X35/Y3/0_0_B2->0_0_A2_SLICE;1;X35/Y3/V00B0100;X35/Y3/-1_0_H02E0701->0_0_V00B0100;1;X35/Y3/D0;X35/Y3/0_0_V00B0100->0_0_D0;1;X35/Y3/D0_SLICE;X35/Y3/0_0_D0->0_0_D0_SLICE;1;X34/Y4/V02S0701;X34/Y3/0_0_H02E0701->0_1_V02S0701;1;X34/Y4/B4;X34/Y4/0_0_V02S0701->0_0_B4;1;X34/Y4/A4_SLICE;X34/Y4/0_0_B4->0_0_A4_SLICE;1;X33/Y3/A1;X33/Y3/0_0_V02S0501->0_0_A1;1;X33/Y3/A1_SLICE;X33/Y3/0_0_A1->0_0_A1_SLICE;1;X34/Y3/B0;X34/Y3/0_0_H02E0301->0_0_B0;1;X34/Y3/A0_SLICE;X34/Y3/0_0_B0->0_0_A0_SLICE;1;X35/Y4/A0;X35/Y4/0_0_V02S0701->0_0_A0;1;X35/Y4/B0_SLICE;X35/Y4/0_0_A0->0_0_B0_SLICE;1;X35/Y4/V02S0701;X35/Y3/-1_0_H02E0701->0_1_V02S0701;1;X35/Y4/B4;X35/Y4/0_0_V02S0701->0_0_B4;1;X35/Y4/A4_SLICE;X35/Y4/0_0_B4->0_0_A4_SLICE;1;X35/Y4/V02S0301;X35/Y3/-1_0_H02E0301->0_1_V02S0301;1;X35/Y4/B1;X35/Y4/0_0_V02S0301->0_0_B1;1;X35/Y4/A1_SLICE;X35/Y4/0_0_B1->0_0_A1_SLICE;1;X34/Y3/H02E0701;X33/Y3/0_-1_V01S0100->1_0_H02E0701;1;X35/Y3/A1;X35/Y3/-1_0_H02E0701->0_0_A1;1;X35/Y3/A1_SLICE;X35/Y3/0_0_A1->0_0_A1_SLICE;1;X33/Y4/B4;X33/Y4/0_-1_V02S0501->0_0_B4;1;X33/Y4/A4_SLICE;X33/Y4/0_0_B4->0_0_A4_SLICE;1;X33/Y2/V01S0100;X33/Y2/0_0_Q5->0_0_V01S0100;1;X34/Y3/H02E0301;X33/Y3/0_-1_V01S0100->1_0_H02E0301;1;X34/Y3/B1;X34/Y3/0_0_H02E0301->0_0_B1;1;X34/Y3/C1_SLICE;X34/Y3/0_0_B1->0_0_C1_SLICE;1;X33/Y2/Q5_SLICE;;1;X33/Y2/Q5;X33/Y2/0_0_Q5_SLICE->0_0_Q5;1;X33/Y3/V02S0501;X33/Y2/0_0_Q5->0_1_V02S0501;1;X33/Y4/B5;X33/Y4/0_-1_V02S0501->0_0_B5;1;X33/Y4/A5_SLICE;X33/Y4/0_0_B5->0_0_A5_SLICE;1",
            "onehot": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z[4]": {
          "hide_name": 0,
          "bits": [ 3130 ] ,
          "attributes": {
            "ROUTING": "X44/Y3/F2_SLICE;;1;X44/Y3/F2;X44/Y3/0_0_F2_SLICE->0_0_F2;1;X44/Y3/DI2;X44/Y3/0_0_F2->0_0_DI2;1;X44/Y3/DI2_SLICE;X44/Y3/0_0_DI2->0_0_DI2_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_3_D[3]": {
          "hide_name": 0,
          "bits": [ 3129 ] ,
          "attributes": {
            "ROUTING": "X44/Y3/F3_SLICE;;1;X44/Y3/F3;X44/Y3/0_0_F3_SLICE->0_0_F3;1;X44/Y3/B2;X44/Y3/0_0_F3->0_0_B2;1;X44/Y3/D2_SLICE;X44/Y3/0_0_B2->0_0_D2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_send[3]": {
          "hide_name": 0,
          "bits": [ 3719 ] ,
          "attributes": {
            "ROUTING": "X38/Y3/Q3_SLICE;;1;X38/Y3/Q3;X38/Y3/0_0_Q3_SLICE->0_0_Q3;1;X35/Y3/H06W0003;X38/Y3/0_0_Q3->-3_0_H06W0003;1;X35/Y2/V02N0001;X35/Y3/0_0_H06W0003->0_-1_V02N0001;1;X35/Y2/V00B0000;X35/Y2/0_0_V02N0001->0_0_V00B0000;1;X35/Y2/M4;X35/Y2/0_0_V00B0000->0_0_M4;1;X35/Y2/M4_SLICE;X35/Y2/0_0_M4->0_0_M4_SLICE;1",
            "src": "tx_uart.v:10.17-10.24",
            "hdlname": "myuart tx_gen.txuart data_in"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z[0]": {
          "hide_name": 0,
          "bits": [ 3124 ] ,
          "attributes": {
            "ROUTING": "X43/Y3/F0_SLICE;;1;X43/Y3/F0;X43/Y3/0_0_F0_SLICE->0_0_F0;1;X43/Y3/DI0;X43/Y3/0_0_F0->0_0_DI0;1;X43/Y3/DI0_SLICE;X43/Y3/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2_D[3]": {
          "hide_name": 0,
          "bits": [ 3123 ] ,
          "attributes": {
            "ROUTING": "X43/Y3/F5_SLICE;;1;X43/Y3/F5;X43/Y3/0_0_F5_SLICE->0_0_F5;1;X43/Y3/A0;X43/Y3/0_0_F5->0_0_A0;1;X43/Y3/D0_SLICE;X43/Y3/0_0_A0->0_0_D0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_send[2]": {
          "hide_name": 0,
          "bits": [ 3716 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/Q7_SLICE;;1;X38/Y2/Q7;X38/Y2/0_0_Q7_SLICE->0_0_Q7;1;X38/Y2/H01W0000;X38/Y2/0_0_Q7->0_0_H01W0000;1;X36/Y2/H02W0601;X37/Y2/1_0_H01W0000->-1_0_H02W0601;1;X36/Y2/M2;X36/Y2/0_0_H02W0601->0_0_M2;1;X36/Y2/M2_SLICE;X36/Y2/0_0_M2->0_0_M2_SLICE;1",
            "src": "tx_uart.v:10.17-10.24",
            "hdlname": "myuart tx_gen.txuart data_in"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z[3]": {
          "hide_name": 0,
          "bits": [ 3118 ] ,
          "attributes": {
            "ROUTING": "X43/Y3/F1_SLICE;;1;X43/Y3/F1;X43/Y3/0_0_F1_SLICE->0_0_F1;1;X43/Y3/DI1;X43/Y3/0_0_F1->0_0_DI1;1;X43/Y3/DI1_SLICE;X43/Y3/0_0_DI1->0_0_DI1_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D[3]": {
          "hide_name": 0,
          "bits": [ 3117 ] ,
          "attributes": {
            "ROUTING": "X43/Y3/F4_SLICE;;1;X43/Y3/F4;X43/Y3/0_0_F4_SLICE->0_0_F4;1;X43/Y3/H01W0000;X43/Y3/0_0_F4->0_0_H01W0000;1;X43/Y3/H02E0001;X42/Y3/1_0_H01W0000->1_0_H02E0001;1;X43/Y3/D1;X43/Y3/0_0_H02E0001->0_0_D1;1;X43/Y3/D1_SLICE;X43/Y3/0_0_D1->0_0_D1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z[6]": {
          "hide_name": 0,
          "bits": [ 3115 ] ,
          "attributes": {
            "ROUTING": "X43/Y2/F2_SLICE;;1;X43/Y2/F2;X43/Y2/0_0_F2_SLICE->0_0_F2;1;X43/Y2/DI2;X43/Y2/0_0_F2->0_0_DI2;1;X43/Y2/DI2_SLICE;X43/Y2/0_0_DI2->0_0_DI2_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_D[3]": {
          "hide_name": 0,
          "bits": [ 3114 ] ,
          "attributes": {
            "ROUTING": "X43/Y2/F4_SLICE;;1;X43/Y2/F4;X43/Y2/0_0_F4_SLICE->0_0_F4;1;X43/Y2/C2;X43/Y2/0_0_F4->0_0_C2;1;X43/Y2/D2_SLICE;X43/Y2/0_0_C2->0_0_D2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z[7]": {
          "hide_name": 0,
          "bits": [ 3112 ] ,
          "attributes": {
            "ROUTING": "X43/Y3/F2_SLICE;;1;X43/Y3/F2;X43/Y3/0_0_F2_SLICE->0_0_F2;1;X43/Y3/DI2;X43/Y3/0_0_F2->0_0_DI2;1;X43/Y3/DI2_SLICE;X43/Y3/0_0_DI2->0_0_DI2_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C[2]": {
          "hide_name": 0,
          "bits": [ 3110 ] ,
          "attributes": {
            "ROUTING": "X45/Y3/H01W0100;X45/Y3/0_0_F7->0_0_H01W0100;1;X43/Y3/H02W0101;X44/Y3/1_0_H01W0100->-1_0_H02W0101;1;X43/Y3/B2;X43/Y3/0_0_H02W0101->0_0_B2;1;X43/Y3/D2_SLICE;X43/Y3/0_0_B2->0_0_D2_SLICE;1;X45/Y3/C5_SLICE;X45/Y3/0_0_A5->0_0_C5_SLICE;1;X45/Y3/F7_SLICE;;1;X45/Y3/A5;X45/Y3/0_0_F7->0_0_A5;1;X45/Y3/F7;X45/Y3/0_0_F7_SLICE->0_0_F7;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C[1]": {
          "hide_name": 0,
          "bits": [ 3109 ] ,
          "attributes": {
            "ROUTING": "X45/Y3/C4;X45/Y3/0_0_H01E0001->0_0_C4;1;X45/Y3/D4_SLICE;X45/Y3/0_0_C4->0_0_D4_SLICE;1;X44/Y3/F7_SLICE;;1;X44/Y3/F7;X44/Y3/0_0_F7_SLICE->0_0_F7;1;X45/Y3/H01E0001;X44/Y3/0_0_F7->1_0_H01E0001;1;X45/Y3/C5;X45/Y3/0_0_H01E0001->0_0_C5;1;X45/Y3/B5_SLICE;X45/Y3/0_0_C5->0_0_B5_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3107 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3106 ] ,
          "attributes": {
            "ROUTING": "X45/Y3/F5_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.tx_gen.tx_send[1]": {
          "hide_name": 0,
          "bits": [ 3713 ] ,
          "attributes": {
            "ROUTING": "X37/Y2/Q1_SLICE;;1;X37/Y2/Q1;X37/Y2/0_0_Q1_SLICE->0_0_Q1;1;X36/Y2/H02W0301;X37/Y2/0_0_Q1->-1_0_H02W0301;1;X36/Y2/H00L0100;X36/Y2/0_0_H02W0301->0_0_H00L0100;1;X36/Y2/M3;X36/Y2/0_0_H00L0100->0_0_M3;1;X36/Y2/M3_SLICE;X36/Y2/0_0_M3->0_0_M3_SLICE;1",
            "src": "tx_uart.v:10.17-10.24",
            "hdlname": "myuart tx_gen.txuart data_in"
          }
        },
        "myuart.tx_gen.tx_send[6]": {
          "hide_name": 0,
          "bits": [ 3710 ] ,
          "attributes": {
            "ROUTING": "X37/Y2/Q2_SLICE;;1;X37/Y2/Q2;X37/Y2/0_0_Q2_SLICE->0_0_Q2;1;X36/Y2/H02W0201;X37/Y2/0_0_Q2->-1_0_H02W0201;1;X35/Y2/M3;X35/Y2/1_0_H02W0201->0_0_M3;1;X35/Y2/M3_SLICE;X35/Y2/0_0_M3->0_0_M3_SLICE;1",
            "src": "tx_uart.v:10.17-10.24",
            "hdlname": "myuart tx_gen.txuart data_in"
          }
        },
        "myuart.tx_gen.tx_send[7]": {
          "hide_name": 0,
          "bits": [ 3707 ] ,
          "attributes": {
            "ROUTING": "X36/Y2/Q0_SLICE;;1;X36/Y2/Q0;X36/Y2/0_0_Q0_SLICE->0_0_Q0;1;X36/Y2/V00T0000;X36/Y2/0_0_Q0->0_0_V00T0000;1;X36/Y2/M4;X36/Y2/0_0_V00T0000->0_0_M4;1;X36/Y2/M4_SLICE;X36/Y2/0_0_M4->0_0_M4_SLICE;1",
            "src": "tx_uart.v:10.17-10.24",
            "hdlname": "myuart tx_gen.txuart data_in"
          }
        },
        "myuart.tx_gen.tx_send[5]": {
          "hide_name": 0,
          "bits": [ 3704 ] ,
          "attributes": {
            "ROUTING": "X37/Y2/Q0_SLICE;;1;X37/Y2/Q0;X37/Y2/0_0_Q0_SLICE->0_0_Q0;1;X37/Y2/H01W0000;X37/Y2/0_0_Q0->0_0_H01W0000;1;X35/Y2/H02W0001;X36/Y2/1_0_H01W0000->-1_0_H02W0001;1;X35/Y2/M5;X35/Y2/0_0_H02W0001->0_0_M5;1;X35/Y2/M5_SLICE;X35/Y2/0_0_M5->0_0_M5_SLICE;1",
            "src": "tx_uart.v:10.17-10.24",
            "hdlname": "myuart tx_gen.txuart data_in"
          }
        },
        "myuart.tx_gen.tx_send[4]": {
          "hide_name": 0,
          "bits": [ 3701 ] ,
          "attributes": {
            "ROUTING": "X36/Y2/Q1_SLICE;;1;X36/Y2/Q1;X36/Y2/0_0_Q1_SLICE->0_0_Q1;1;X36/Y2/V01S0000;X36/Y2/0_0_Q1->0_0_V01S0000;1;X36/Y2/M5;X36/Y2/0_0_V01S0000->0_0_M5;1;X36/Y2/M5_SLICE;X36/Y2/0_0_M5->0_0_M5_SLICE;1",
            "src": "tx_uart.v:10.17-10.24",
            "hdlname": "myuart tx_gen.txuart data_in"
          }
        },
        "myuart.tx_gen.tx_send[0]": {
          "hide_name": 0,
          "bits": [ 3698 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/Q6_SLICE;;1;X38/Y2/Q6;X38/Y2/0_0_Q6_SLICE->0_0_Q6;1;X37/Y2/H02W0401;X38/Y2/0_0_Q6->-1_0_H02W0401;1;X36/Y2/M6;X36/Y2/1_0_H02W0401->0_0_M6;1;X36/Y2/M6_SLICE;X36/Y2/0_0_M6->0_0_M6_SLICE;1",
            "src": "tx_uart.v:10.17-10.24",
            "hdlname": "myuart tx_gen.txuart data_in"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 4042 ] ,
          "attributes": {
            "ROUTING": "X33/Y3/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z[2]": {
          "hide_name": 0,
          "bits": [ 4040 ] ,
          "attributes": {
            "ROUTING": "X33/Y2/F4_SLICE;;1;X33/Y2/F4;X33/Y2/0_0_F4_SLICE->0_0_F4;1;X33/Y2/DI4;X33/Y2/0_0_F4->0_0_DI4;1;X33/Y2/DI4_SLICE;X33/Y2/0_0_DI4->0_0_DI4_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3086 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3085 ] ,
          "attributes": {
            "ROUTING": "X45/Y3/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_C_Z[3]": {
          "hide_name": 0,
          "bits": [ 4038 ] ,
          "attributes": {
            "ROUTING": "X33/Y2/F5_SLICE;;1;X33/Y2/F5;X33/Y2/0_0_F5_SLICE->0_0_F5;1;X33/Y2/DI5;X33/Y2/0_0_F5->0_0_DI5;1;X33/Y2/DI5_SLICE;X33/Y2/0_0_DI5->0_0_DI5_SLICE;1"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z_D[3]": {
          "hide_name": 0,
          "bits": [ 4036 ] ,
          "attributes": {
            "ROUTING": "X34/Y2/H01E0101;X33/Y2/0_0_F7->1_0_H01E0101;1;X33/Y2/C5;X33/Y2/1_0_H01E0101->0_0_C5;1;X33/Y2/C5_SLICE;X33/Y2/0_0_C5->0_0_C5_SLICE;1;X33/Y2/A0;X33/Y2/0_0_F7->0_0_A0;1;X33/Y2/D0_SLICE;X33/Y2/0_0_A0->0_0_D0_SLICE;1;X33/Y2/F7_SLICE;;1;X33/Y2/F7;X33/Y2/0_0_F7_SLICE->0_0_F7;1;X33/Y2/V00B0100;X33/Y2/0_0_F7->0_0_V00B0100;1;X33/Y2/D1;X33/Y2/0_0_V00B0100->0_0_D1;1;X33/Y2/D1_SLICE;X33/Y2/0_0_D1->0_0_D1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 4034 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 4033 ] ,
          "attributes": {
            "ROUTING": "X33/Y2/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3073 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3072 ] ,
          "attributes": {
            "ROUTING": "X45/Y3/F3_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z[1]": {
          "hide_name": 0,
          "bits": [ 3070 ] ,
          "attributes": {
            "ROUTING": "X45/Y3/FXA_SLICE;;1;X45/Y3/F1;X45/Y3/0_0_FXA_SLICE->0_0_F1;1;X45/Y3/V00T0100;X45/Y3/0_0_F1->0_0_V00T0100;1;X45/Y3/M6;X45/Y3/0_0_V00T0100->0_0_M6;1;X45/Y3/M6_SLICE;X45/Y3/0_0_M6->0_0_M6_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD[5]": {
          "hide_name": 0,
          "bits": [ 3069 ] ,
          "attributes": {
            "ROUTING": "X45/Y3/F5C_SLICE;;1;X45/Y3/F4;X45/Y3/0_0_F5C_SLICE->0_0_F4;1;X45/Y3/H00R0000;X45/Y3/0_0_F4->0_0_H00R0000;1;X45/Y3/M1;X45/Y3/0_0_H00R0000->0_0_M1;1;X45/Y3/M1_SLICE;X45/Y3/0_0_M1->0_0_M1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 3068 ] ,
          "attributes": {
            "ROUTING": "X45/Y3/F5A_SLICE;;1;X45/Y3/F0;X45/Y3/0_0_F5A_SLICE->0_0_F0;1;X45/Y3/FXBA;X45/Y3/0_0_F0->0_0_FXBA;1;X45/Y3/FXBA_SLICE;X45/Y3/0_0_FXBA->0_0_FXBA_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 3067 ] ,
          "attributes": {
            "ROUTING": "X45/Y3/F5B_SLICE;;1;X45/Y3/F2;X45/Y3/0_0_F5B_SLICE->0_0_F2;1;X45/Y3/FXAA;X45/Y3/0_0_F2->0_0_FXAA;1;X45/Y3/FXAA_SLICE;X45/Y3/0_0_FXAA->0_0_FXAA_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z[0]": {
          "hide_name": 0,
          "bits": [ 3065 ] ,
          "attributes": {
            "ROUTING": "X47/Y4/FXA_SLICE;;1;X47/Y4/F1;X47/Y4/0_0_FXA_SLICE->0_0_F1;1;X47/Y4/V00T0100;X47/Y4/0_0_F1->0_0_V00T0100;1;X47/Y4/M6;X47/Y4/0_0_V00T0100->0_0_M6;1;X47/Y4/M6_SLICE;X47/Y4/0_0_M6->0_0_M6_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD[5]": {
          "hide_name": 0,
          "bits": [ 3064 ] ,
          "attributes": {
            "ROUTING": "X47/Y4/F5C_SLICE;;1;X47/Y4/F4;X47/Y4/0_0_F5C_SLICE->0_0_F4;1;X47/Y4/V01S0100;X47/Y4/0_0_F4->0_0_V01S0100;1;X47/Y4/M1;X47/Y4/0_0_V01S0100->0_0_M1;1;X47/Y4/M1_SLICE;X47/Y4/0_0_M1->0_0_M1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 3063 ] ,
          "attributes": {
            "ROUTING": "X47/Y4/F5A_SLICE;;1;X47/Y4/F0;X47/Y4/0_0_F5A_SLICE->0_0_F0;1;X47/Y4/FXBA;X47/Y4/0_0_F0->0_0_FXBA;1;X47/Y4/FXBA_SLICE;X47/Y4/0_0_FXBA->0_0_FXBA_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 3062 ] ,
          "attributes": {
            "ROUTING": "X47/Y4/F5B_SLICE;;1;X47/Y4/F2;X47/Y4/0_0_F5B_SLICE->0_0_F2;1;X47/Y4/FXAA;X47/Y4/0_0_F2->0_0_FXAA;1;X47/Y4/FXAA_SLICE;X47/Y4/0_0_FXAA->0_0_FXAA_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_DI[1]": {
          "hide_name": 0,
          "bits": [ 4031 ] ,
          "attributes": {
            "ROUTING": "X34/Y2/F3_SLICE;;1;X34/Y2/F3;X34/Y2/0_0_F3_SLICE->0_0_F3;1;X34/Y2/DI3;X34/Y2/0_0_F3->0_0_DI3;1;X34/Y2/DI3_SLICE;X34/Y2/0_0_DI3->0_0_DI3_SLICE;1"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_DI[2]": {
          "hide_name": 0,
          "bits": [ 4029 ] ,
          "attributes": {
            "ROUTING": "X34/Y2/F2_SLICE;;1;X34/Y2/F2;X34/Y2/0_0_F2_SLICE->0_0_F2;1;X34/Y2/DI2;X34/Y2/0_0_F2->0_0_DI2;1;X34/Y2/DI2_SLICE;X34/Y2/0_0_DI2->0_0_DI2_SLICE;1"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_DI[0]": {
          "hide_name": 0,
          "bits": [ 4027 ] ,
          "attributes": {
            "ROUTING": "X34/Y2/F0_SLICE;;1;X34/Y2/F0;X34/Y2/0_0_F0_SLICE->0_0_F0;1;X34/Y2/DI0;X34/Y2/0_0_F0->0_0_DI0;1;X34/Y2/DI0_SLICE;X34/Y2/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 3675 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3050 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3049 ] ,
          "attributes": {
            "ROUTING": "X46/Y2/F3_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z[3]": {
          "hide_name": 0,
          "bits": [ 3047 ] ,
          "attributes": {
            "ROUTING": "X46/Y2/FXA_SLICE;;1;X46/Y2/F1;X46/Y2/0_0_FXA_SLICE->0_0_F1;1;X47/Y2/H01E0101;X46/Y2/0_0_F1->1_0_H01E0101;1;X46/Y2/M4;X46/Y2/1_0_H01E0101->0_0_M4;1;X46/Y2/M4_SLICE;X46/Y2/0_0_M4->0_0_M4_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0": {
          "hide_name": 0,
          "bits": [ 3046 ] ,
          "attributes": {
            "ROUTING": "X46/Y2/F5B_SLICE;;1;X46/Y2/F2;X46/Y2/0_0_F5B_SLICE->0_0_F2;1;X46/Y2/FXAA;X46/Y2/0_0_F2->0_0_FXAA;1;X46/Y2/FXAA_SLICE;X46/Y2/0_0_FXAA->0_0_FXAA_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36"
          }
        },
        "myuart.tx_gen.txuart.bit_index_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 4026 ] ,
          "attributes": {
            "ROUTING": "X34/Y2/CE1;X34/Y2/0_0_H00L0000->0_0_CE1;1;X34/Y2/CE1_SLICE;X34/Y2/0_0_CE1->0_0_CE1_SLICE;1;X33/Y2/F5A_SLICE;;1;X33/Y2/F0;X33/Y2/0_0_F5A_SLICE->0_0_F0;1;X34/Y2/H02E0001;X33/Y2/0_0_F0->1_0_H02E0001;1;X34/Y2/H00L0000;X34/Y2/0_0_H02E0001->0_0_H00L0000;1;X34/Y2/CE0;X34/Y2/0_0_H00L0000->0_0_CE0;1;X34/Y2/CE0_SLICE;X34/Y2/0_0_CE0->0_0_CE0_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0[3]": {
          "hide_name": 0,
          "bits": [ 4024 ] ,
          "attributes": {
            "ROUTING": "X34/Y2/H01W0000;X34/Y2/0_0_F1->0_0_H01W0000;1;X33/Y2/C3;X33/Y2/1_0_H01W0000->0_0_C3;1;X33/Y2/D3_SLICE;X33/Y2/0_0_C3->0_0_D3_SLICE;1;X34/Y2/F1_SLICE;;1;X34/Y2/F1;X34/Y2/0_0_F1_SLICE->0_0_F1;1;X34/Y2/H01W0100;X34/Y2/0_0_F1->0_0_H01W0100;1;X33/Y2/D7;X33/Y2/1_0_H01W0100->0_0_D7;1;X33/Y2/D7_SLICE;X33/Y2/0_0_D7->0_0_D7_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 3039 ] ,
          "attributes": {
            "ROUTING": "X46/Y2/F5A_SLICE;;1;X46/Y2/F0;X46/Y2/0_0_F5A_SLICE->0_0_F0;1;X46/Y2/FXBA;X46/Y2/0_0_F0->0_0_FXBA;1;X46/Y2/FXBA_SLICE;X46/Y2/0_0_FXBA->0_0_FXBA_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 3038 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 3036 ] ,
          "attributes": {
            "ROUTING": "X46/Y2/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C[3]": {
          "hide_name": 0,
          "bits": [ 3034 ] ,
          "attributes": {
            "ROUTING": "X45/Y2/A3;X45/Y2/0_0_F7->0_0_A3;1;X45/Y2/C3_SLICE;X45/Y2/0_0_A3->0_0_C3_SLICE;1;X45/Y2/F7_SLICE;;1;X45/Y2/F7;X45/Y2/0_0_F7_SLICE->0_0_F7;1;X46/Y2/H01E0001;X45/Y2/0_0_F7->1_0_H01E0001;1;X46/Y2/A1;X46/Y2/0_0_H01E0001->0_0_A1;1;X46/Y2/D1_SLICE;X46/Y2/0_0_A1->0_0_D1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D[3]": {
          "hide_name": 0,
          "bits": [ 3032 ] ,
          "attributes": {
            "ROUTING": "X45/Y2/F3_SLICE;;1;X45/Y2/F3;X45/Y2/0_0_F3_SLICE->0_0_F3;1;X45/Y2/B5;X45/Y2/0_0_F3->0_0_B5;1;X45/Y2/D5_SLICE;X45/Y2/0_0_B5->0_0_D5_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index[0]": {
          "hide_name": 0,
          "bits": [ 3030 ] ,
          "attributes": {
            "ROUTING": "X45/Y2/D1;X45/Y2/0_0_V00T0100->0_0_D1;1;X45/Y2/D1_SLICE;X45/Y2/0_0_D1->0_0_D1_SLICE;1;X45/Y2/H00L0100;X45/Y2/0_0_Q1->0_0_H00L0100;1;X45/Y2/A0;X45/Y2/0_0_H00L0100->0_0_A0;1;X45/Y2/D0_SLICE;X45/Y2/0_0_A0->0_0_D0_SLICE;1;X44/Y2/A7;X44/Y2/1_0_H01W0000->0_0_A7;1;X44/Y2/D7_SLICE;X44/Y2/0_0_A7->0_0_D7_SLICE;1;X44/Y2/H02W0101;X45/Y2/0_0_Q1->-1_0_H02W0101;1;X43/Y2/B4;X43/Y2/1_0_H02W0101->0_0_B4;1;X43/Y2/D4_SLICE;X43/Y2/0_0_B4->0_0_D4_SLICE;1;X44/Y3/C3;X44/Y3/0_0_V02S0601->0_0_C3;1;X44/Y3/D3_SLICE;X44/Y3/0_0_C3->0_0_D3_SLICE;1;X44/Y4/C0;X44/Y4/0_-1_V02S0601->0_0_C0;1;X44/Y4/D0_SLICE;X44/Y4/0_0_C0->0_0_D0_SLICE;1;X45/Y2/V00T0100;X45/Y2/0_0_Q1->0_0_V00T0100;1;X45/Y2/A7;X45/Y2/0_0_V00T0100->0_0_A7;1;X45/Y2/D7_SLICE;X45/Y2/0_0_A7->0_0_D7_SLICE;1;X43/Y3/C4;X43/Y3/0_0_H02W0601->0_0_C4;1;X43/Y3/D4_SLICE;X43/Y3/0_0_C4->0_0_D4_SLICE;1;X43/Y3/H02W0601;X44/Y3/0_0_V02S0601->-1_0_H02W0601;1;X43/Y3/C5;X43/Y3/0_0_H02W0601->0_0_C5;1;X43/Y3/D5_SLICE;X43/Y3/0_0_C5->0_0_D5_SLICE;1;X45/Y3/V02S0101;X45/Y2/0_0_Q1->0_1_V02S0101;1;X45/Y3/V00B0100;X45/Y3/0_0_V02S0101->0_0_V00B0100;1;X45/Y3/C7;X45/Y3/0_0_V00B0100->0_0_C7;1;X45/Y3/D7_SLICE;X45/Y3/0_0_C7->0_0_D7_SLICE;1;X45/Y2/Q1_SLICE;;1;X45/Y2/Q1;X45/Y2/0_0_Q1_SLICE->0_0_Q1;1;X45/Y2/H01W0000;X45/Y2/0_0_Q1->0_0_H01W0000;1;X44/Y3/V02S0601;X44/Y2/1_0_H01W0000->0_1_V02S0601;1;X44/Y3/D5;X44/Y3/0_0_V02S0601->0_0_D5;1;X44/Y3/D5_SLICE;X44/Y3/0_0_D5->0_0_D5_SLICE;1",
            "src": "rx_uart.v:22.15-22.24",
            "hdlname": "myuart rx_gen.rxuart bit_index"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_DI[0]": {
          "hide_name": 0,
          "bits": [ 3029 ] ,
          "attributes": {
            "ROUTING": "X45/Y2/F1_SLICE;;1;X45/Y2/F1;X45/Y2/0_0_F1_SLICE->0_0_F1;1;X45/Y2/DI1;X45/Y2/0_0_F1->0_0_DI1;1;X45/Y2/DI1_SLICE;X45/Y2/0_0_DI1->0_0_DI1_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index[2]": {
          "hide_name": 0,
          "bits": [ 3027 ] ,
          "attributes": {
            "ROUTING": "X45/Y2/B0;X45/Y2/0_0_V00T0000->0_0_B0;1;X45/Y2/A0_SLICE;X45/Y2/0_0_B0->0_0_A0_SLICE;1;X44/Y2/D7;X44/Y2/1_0_H01W0100->0_0_D7;1;X44/Y2/B7_SLICE;X44/Y2/0_0_D7->0_0_B7_SLICE;1;X44/Y2/H02W0001;X45/Y2/0_0_Q0->-1_0_H02W0001;1;X43/Y2/D4;X43/Y2/1_0_H02W0001->0_0_D4;1;X43/Y2/B4_SLICE;X43/Y2/0_0_D4->0_0_B4_SLICE;1;X44/Y3/B3;X44/Y3/0_0_H02W0301->0_0_B3;1;X44/Y3/B3_SLICE;X44/Y3/0_0_B3->0_0_B3_SLICE;1;X45/Y2/V00T0000;X45/Y2/0_0_Q0->0_0_V00T0000;1;X45/Y2/B7;X45/Y2/0_0_V00T0000->0_0_B7;1;X45/Y2/A7_SLICE;X45/Y2/0_0_B7->0_0_A7_SLICE;1;X45/Y2/H01W0100;X45/Y2/0_0_Q0->0_0_H01W0100;1;X44/Y2/B1;X44/Y2/1_0_H01W0100->0_0_B1;1;X44/Y2/B1_SLICE;X44/Y2/0_0_B1->0_0_B1_SLICE;1;X43/Y3/B5;X43/Y3/1_0_H02W0301->0_0_B5;1;X43/Y3/B5_SLICE;X43/Y3/0_0_B5->0_0_B5_SLICE;1;X43/Y3/B4;X43/Y3/1_0_H02W0301->0_0_B4;1;X43/Y3/B4_SLICE;X43/Y3/0_0_B4->0_0_B4_SLICE;1;X44/Y3/H02W0301;X45/Y3/0_-1_V01S0100->-1_0_H02W0301;1;X43/Y3/B7;X43/Y3/1_0_H02W0301->0_0_B7;1;X43/Y3/A7_SLICE;X43/Y3/0_0_B7->0_0_A7_SLICE;1;X45/Y2/Q0;X45/Y2/0_0_Q0_SLICE->0_0_Q0;1;X45/Y3/A7;X45/Y3/0_-1_V01S0100->0_0_A7;1;X45/Y3/B7_SLICE;X45/Y3/0_0_A7->0_0_B7_SLICE;1;X45/Y2/V01S0100;X45/Y2/0_0_Q0->0_0_V01S0100;1;X45/Y2/Q0_SLICE;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "hdlname": "myuart rx_gen.rxuart bit_index"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_DI[2]": {
          "hide_name": 0,
          "bits": [ 3025 ] ,
          "attributes": {
            "ROUTING": "X45/Y2/F0_SLICE;;1;X45/Y2/F0;X45/Y2/0_0_F0_SLICE->0_0_F0;1;X45/Y2/DI0;X45/Y2/0_0_F0->0_0_DI0;1;X45/Y2/DI0_SLICE;X45/Y2/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index[1]": {
          "hide_name": 0,
          "bits": [ 3023 ] ,
          "attributes": {
            "ROUTING": "X44/Y4/D0;X44/Y4/0_0_Q0->0_0_D0;1;X44/Y4/B0_SLICE;X44/Y4/0_0_D0->0_0_B0_SLICE;1;X44/Y3/D3;X44/Y3/0_0_V02N0201->0_0_D3;1;X44/Y3/C3_SLICE;X44/Y3/0_0_D3->0_0_C3_SLICE;1;X43/Y3/D4;X43/Y3/0_0_H02W0001->0_0_D4;1;X43/Y3/C4_SLICE;X43/Y3/0_0_D4->0_0_C4_SLICE;1;X44/Y3/V01N0001;X44/Y4/0_0_Q0->0_-1_V01N0001;1;X43/Y3/H02W0001;X44/Y3/0_0_V01N0001->-1_0_H02W0001;1;X43/Y3/D5;X43/Y3/0_0_H02W0001->0_0_D5;1;X43/Y3/C5_SLICE;X43/Y3/0_0_D5->0_0_C5_SLICE;1;X44/Y3/V02N0201;X44/Y4/0_0_Q0->0_-1_V02N0201;1;X44/Y2/C7;X44/Y2/0_1_V02N0201->0_0_C7;1;X44/Y2/C7_SLICE;X44/Y2/0_0_C7->0_0_C7_SLICE;1;X45/Y2/H02E0001;X44/Y2/0_1_V02N0001->1_0_H02E0001;1;X45/Y2/D0;X45/Y2/0_0_H02E0001->0_0_D0;1;X45/Y2/B0_SLICE;X45/Y2/0_0_D0->0_0_B0_SLICE;1;X45/Y2/D7;X45/Y2/0_1_V02N0401->0_0_D7;1;X45/Y2/B7_SLICE;X45/Y2/0_0_D7->0_0_B7_SLICE;1;X44/Y3/C5;X44/Y3/0_0_V02N0001->0_0_C5;1;X44/Y3/C5_SLICE;X44/Y3/0_0_C5->0_0_C5_SLICE;1;X45/Y4/H01E0001;X44/Y4/0_0_Q0->1_0_H01E0001;1;X45/Y3/V02N0401;X45/Y4/0_0_H01E0001->0_-1_V02N0401;1;X45/Y3/D7;X45/Y3/0_0_V02N0401->0_0_D7;1;X45/Y3/C7_SLICE;X45/Y3/0_0_D7->0_0_C7_SLICE;1;X44/Y4/Q0_SLICE;;1;X44/Y4/Q0;X44/Y4/0_0_Q0_SLICE->0_0_Q0;1;X44/Y3/V02N0001;X44/Y4/0_0_Q0->0_-1_V02N0001;1;X43/Y2/C4;X43/Y2/1_0_H02W0401->0_0_C4;1;X44/Y2/H02W0401;X45/Y2/0_1_V02N0401->-1_0_H02W0401;1;X43/Y2/C4_SLICE;X43/Y2/0_0_C4->0_0_C4_SLICE;1",
            "src": "rx_uart.v:22.15-22.24",
            "hdlname": "myuart rx_gen.rxuart bit_index"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_DI[1]": {
          "hide_name": 0,
          "bits": [ 3022 ] ,
          "attributes": {
            "ROUTING": "X44/Y4/F0_SLICE;;1;X44/Y4/F0;X44/Y4/0_0_F0_SLICE->0_0_F0;1;X44/Y4/DI0;X44/Y4/0_0_F0->0_0_DI0;1;X44/Y4/DI0_SLICE;X44/Y4/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3021 ] ,
          "attributes": {
            "ROUTING": "X45/Y2/H00R0100;X45/Y2/0_0_F5->0_0_H00R0100;1;X45/Y2/CE0;X45/Y2/0_0_H00R0100->0_0_CE0;1;X45/Y2/CE0_SLICE;X45/Y2/0_0_CE0->0_0_CE0_SLICE;1;X45/Y2/F5_SLICE;;1;X45/Y2/F5;X45/Y2/0_0_F5_SLICE->0_0_F5;1;X45/Y3/V02S0501;X45/Y2/0_0_F5->0_1_V02S0501;1;X44/Y4/H02W0501;X45/Y4/0_-1_V02S0501->-1_0_H02W0501;1;X44/Y4/H00R0100;X44/Y4/0_0_H02W0501->0_0_H00R0100;1;X44/Y4/CE0;X44/Y4/0_0_H00R0100->0_0_CE0;1;X44/Y4/CE0_SLICE;X44/Y4/0_0_CE0->0_0_CE0_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_sync_pipe[0]": {
          "hide_name": 0,
          "bits": [ 3019 ] ,
          "attributes": {
            "ROUTING": "X50/Y3/Q6_SLICE;;1;X50/Y3/Q6;X50/Y3/0_0_Q6_SLICE->0_0_Q6;1;X50/Y3/V00B0000;X50/Y3/0_0_Q6->0_0_V00B0000;1;X50/Y3/M4;X50/Y3/0_0_V00B0000->0_0_M4;1;X50/Y3/M4_SLICE;X50/Y3/0_0_M4->0_0_M4_SLICE;1",
            "src": "uart.v:96.23-96.35",
            "hdlname": "myuart rx_gen.rx_sync_pipe"
          }
        },
        "rx$TRELLIS_IO_IN": {
          "hide_name": 0,
          "bits": [ 4356 ] ,
          "attributes": {
            "ROUTING": "X51/Y0/JPADDIA_PIO;;1;X51/Y0/JDIA;X51/Y0/0_0_JPADDIA_PIO->0_0_JDIA;1;X51/Y1/JQ0;X51/Y0/0_0_JDIA->0_1_JQ0;1;X51/Y1/H01W0100;X51/Y1/0_0_JQ0->0_0_H01W0100;1;X50/Y2/V02S0701;X50/Y1/1_0_H01W0100->0_1_V02S0701;1;X50/Y3/V00T0100;X50/Y3/0_-1_V02S0701->0_0_V00T0100;1;X50/Y3/M6;X50/Y3/0_0_V00T0100->0_0_M6;1;X50/Y3/M6_SLICE;X50/Y3/0_0_M6->0_0_M6_SLICE;1",
            "src": "echo.v:5.8-5.10",
            "hdlname": "myuart uart_rx_pin"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3670 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/FCOB_SLICE;;1;X38/Y4/FCIC_SLICE;X38/Y4/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_index[0]": {
          "hide_name": 0,
          "bits": [ 4023 ] ,
          "attributes": {
            "ROUTING": "X34/Y2/B0;X34/Y2/0_0_V00T0000->0_0_B0;1;X34/Y2/D0_SLICE;X34/Y2/0_0_B0->0_0_D0_SLICE;1;X34/Y2/A3;X34/Y2/0_0_V00T0000->0_0_A3;1;X34/Y2/D3_SLICE;X34/Y2/0_0_A3->0_0_D3_SLICE;1;X34/Y2/A2;X34/Y2/0_0_V00T0000->0_0_A2;1;X34/Y2/D2_SLICE;X34/Y2/0_0_A2->0_0_D2_SLICE;1;X35/Y2/V00T0000;X35/Y2/0_0_H02E0001->0_0_V00T0000;1;X35/Y2/A4;X35/Y2/0_0_V00T0000->0_0_A4;1;X35/Y2/D4_SLICE;X35/Y2/0_0_A4->0_0_D4_SLICE;1;X34/Y2/V00T0000;X34/Y2/0_0_Q0->0_0_V00T0000;1;X34/Y2/B1;X34/Y2/0_0_V00T0000->0_0_B1;1;X35/Y2/D7;X35/Y2/0_0_H02E0001->0_0_D7;1;X35/Y2/D7_SLICE;X35/Y2/0_0_D7->0_0_D7_SLICE;1;X35/Y2/D0_SLICE;X35/Y2/0_0_D0->0_0_D0_SLICE;1;X35/Y2/D0;X35/Y2/0_0_H02E0001->0_0_D0;1;X34/Y2/D1_SLICE;X34/Y2/0_0_B1->0_0_D1_SLICE;1;X34/Y2/Q0_SLICE;;1;X34/Y2/Q0;X34/Y2/0_0_Q0_SLICE->0_0_Q0;1;X35/Y2/H02E0001;X34/Y2/0_0_Q0->1_0_H02E0001;1;X35/Y2/D5;X35/Y2/0_0_H02E0001->0_0_D5;1;X35/Y2/D5_SLICE;X35/Y2/0_0_D5->0_0_D5_SLICE;1",
            "src": "tx_uart.v:23.15-23.24",
            "hdlname": "myuart tx_gen.txuart bit_index"
          }
        },
        "myuart.tx_gen.txuart.bit_index[1]": {
          "hide_name": 0,
          "bits": [ 4022 ] ,
          "attributes": {
            "ROUTING": "X34/Y2/B3;X34/Y2/0_0_Q3->0_0_B3;1;X34/Y2/B3_SLICE;X34/Y2/0_0_B3->0_0_B3_SLICE;1;X34/Y2/C2;X34/Y2/0_-1_V01N0001->0_0_C2;1;X34/Y2/B2_SLICE;X34/Y2/0_0_C2->0_0_B2_SLICE;1;X35/Y2/H02E0101;X34/Y2/0_0_Q3->1_0_H02E0101;1;X35/Y2/B4;X35/Y2/0_0_H02E0101->0_0_B4;1;X35/Y2/C4_SLICE;X35/Y2/0_0_B4->0_0_C4_SLICE;1;X34/Y2/C1_SLICE;X34/Y2/0_0_C1->0_0_C1_SLICE;1;X35/Y2/C7;X35/Y2/0_0_H01E0001->0_0_C7;1;X35/Y2/A7_SLICE;X35/Y2/0_0_C7->0_0_A7_SLICE;1;X35/Y2/B5;X35/Y2/0_0_H02E0301->0_0_B5;1;X35/Y2/C5_SLICE;X35/Y2/0_0_B5->0_0_C5_SLICE;1;X35/Y2/H02E0301;X34/Y2/0_0_Q3->1_0_H02E0301;1;X35/Y2/B0;X35/Y2/0_0_H02E0301->0_0_B0;1;X35/Y2/C0_SLICE;X35/Y2/0_0_B0->0_0_C0_SLICE;1;X34/Y2/Q3_SLICE;;1;X34/Y2/Q3;X34/Y2/0_0_Q3_SLICE->0_0_Q3;1;X34/Y1/V01N0001;X34/Y2/0_0_Q3->0_-1_V01N0001;1;X35/Y2/H01E0001;X34/Y2/0_0_Q3->1_0_H01E0001;1;X34/Y2/C1;X34/Y2/0_-1_V01N0001->0_0_C1;1",
            "src": "tx_uart.v:23.15-23.24",
            "hdlname": "myuart tx_gen.txuart bit_index"
          }
        },
        "myuart.tx_gen.txuart.bit_index[2]": {
          "hide_name": 0,
          "bits": [ 4020 ] ,
          "attributes": {
            "ROUTING": "X34/Y2/D2;X34/Y2/0_0_Q2->0_0_D2;1;X34/Y2/A2_SLICE;X34/Y2/0_0_D2->0_0_A2_SLICE;1;X35/Y2/H00L0000;X35/Y2/0_0_H02E0201->0_0_H00L0000;1;X35/Y2/C1;X35/Y2/0_0_H00L0000->0_0_C1;1;X35/Y2/B1_SLICE;X35/Y2/0_0_C1->0_0_B1_SLICE;1;X34/Y2/B1_SLICE;X34/Y2/0_0_D1->0_0_B1_SLICE;1;X35/Y2/D2;X35/Y2/0_0_H02E0201->0_0_D2;1;X35/Y2/B2_SLICE;X35/Y2/0_0_D2->0_0_B2_SLICE;1;X34/Y2/Q2_SLICE;;1;X34/Y2/Q2;X34/Y2/0_0_Q2_SLICE->0_0_Q2;1;X35/Y2/H02E0201;X34/Y2/0_0_Q2->1_0_H02E0201;1;X34/Y2/V01S0100;X34/Y2/0_0_Q2->0_0_V01S0100;1;X34/Y2/D1;X34/Y2/0_0_V01S0100->0_0_D1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "hdlname": "myuart tx_gen.txuart bit_index"
          }
        },
        "state[0]": {
          "hide_name": 0,
          "bits": [ 4203 ] ,
          "attributes": {
            "ROUTING": "X41/Y5/V00T0000;X41/Y5/0_0_Q0->0_0_V00T0000;1;X41/Y5/B0;X41/Y5/0_0_V00T0000->0_0_B0;1;X41/Y5/C0_SLICE;X41/Y5/0_0_B0->0_0_C0_SLICE;1;X42/Y5/H02E0001;X41/Y5/0_0_Q0->1_0_H02E0001;1;X42/Y5/D0;X42/Y5/0_0_H02E0001->0_0_D0;1;X42/Y5/C0_SLICE;X42/Y5/0_0_D0->0_0_C0_SLICE;1;X41/Y5/Q0_SLICE;;1;X41/Y5/Q0;X41/Y5/0_0_Q0_SLICE->0_0_Q0;1;X42/Y5/H02E0201;X41/Y5/0_0_Q0->1_0_H02E0201;1;X43/Y5/H00L0000;X43/Y5/-1_0_H02E0201->0_0_H00L0000;1;X43/Y5/B5;X43/Y5/0_0_H00L0000->0_0_B5;1;X43/Y5/C5_SLICE;X43/Y5/0_0_B5->0_0_C5_SLICE;1",
            "onehot": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 4015 ] ,
          "attributes": {
            "ROUTING": "X36/Y3/F7_SLICE;;1;X36/Y3/F7;X36/Y3/0_0_F7_SLICE->0_0_F7;1;X36/Y3/H00R0100;X36/Y3/0_0_F7->0_0_H00R0100;1;X36/Y3/CE0;X36/Y3/0_0_H00R0100->0_0_CE0;1;X36/Y3/CE0_SLICE;X36/Y3/0_0_CE0->0_0_CE0_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q_DI_LUT4_C_Z[0]": {
          "hide_name": 0,
          "bits": [ 2999 ] ,
          "attributes": {
            "ROUTING": "X45/Y5/B6;X45/Y5/0_0_F3->0_0_B6;1;X45/Y5/C6_SLICE;X45/Y5/0_0_B6->0_0_C6_SLICE;1;X45/Y4/V01N0001;X45/Y5/0_0_F3->0_-1_V01N0001;1;X44/Y4/H02W0201;X45/Y4/0_0_V01N0001->-1_0_H02W0201;1;X43/Y4/D6;X43/Y4/1_0_H02W0201->0_0_D6;1;X43/Y4/C6_SLICE;X43/Y4/0_0_D6->0_0_C6_SLICE;1;X41/Y3/C7;X41/Y3/0_1_V02N0201->0_0_C7;1;X41/Y3/C7_SLICE;X41/Y3/0_0_C7->0_0_C7_SLICE;1;X44/Y5/H02W0301;X45/Y5/0_0_F3->-1_0_H02W0301;1;X42/Y5/C4_SLICE;X42/Y5/0_0_C4->0_0_C4_SLICE;1;X45/Y5/F3_SLICE;;1;X45/Y5/F3;X45/Y5/0_0_F3_SLICE->0_0_F3;1;X45/Y5/H01W0100;X45/Y5/0_0_F3->0_0_H01W0100;1;X41/Y5/H06W0103;X44/Y5/1_0_H01W0100->-3_0_H06W0103;1;X41/Y4/V02N0201;X41/Y5/0_0_H06W0103->0_-1_V02N0201;1;X42/Y5/H02W0601;X43/Y5/1_0_H02W0301->-1_0_H02W0601;1;X42/Y5/C4;X42/Y5/0_0_H02W0601->0_0_C4;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_read_LUT4_C_D[1]": {
          "hide_name": 0,
          "bits": [ 2997 ] ,
          "attributes": {
            "ROUTING": "X44/Y5/C0;X44/Y5/1_0_H01W0000->0_0_C0;1;X44/Y5/D0_SLICE;X44/Y5/0_0_C0->0_0_D0_SLICE;1;X45/Y5/D3;X45/Y5/0_0_F0->0_0_D3;1;X45/Y5/D3_SLICE;X45/Y5/0_0_D3->0_0_D3_SLICE;1;X45/Y5/F5A_SLICE;;1;X45/Y5/F0;X45/Y5/0_0_F5A_SLICE->0_0_F0;1;X45/Y5/H01W0000;X45/Y5/0_0_F0->0_0_H01W0000;1;X44/Y4/V02N0401;X44/Y5/1_0_H01W0000->0_-1_V02N0401;1;X44/Y4/D6;X44/Y4/0_0_V02N0401->0_0_D6;1;X44/Y4/D6_SLICE;X44/Y4/0_0_D6->0_0_D6_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 3658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2993 ] ,
          "attributes": {
            "ROUTING": "X46/Y4/F4_SLICE;;1;X46/Y4/F4;X46/Y4/0_0_F4_SLICE->0_0_F4;1;X46/Y4/V00B0000;X46/Y4/0_0_F4->0_0_V00B0000;1;X46/Y4/LSR1;X46/Y4/0_0_V00B0000->0_0_LSR1;1;X46/Y4/MUXLSR1;X46/Y4/0_0_LSR1->0_0_MUXLSR1;1;X46/Y4/LSR1_SLICE;X46/Y4/0_0_MUXLSR1->0_0_LSR1_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q_DI[1]": {
          "hide_name": 0,
          "bits": [ 2992 ] ,
          "attributes": {
            "ROUTING": "X46/Y4/DI2;X46/Y4/0_0_F2->0_0_DI2;1;X46/Y4/DI2_SLICE;X46/Y4/0_0_DI2->0_0_DI2_SLICE;1;X46/Y4/F2_SLICE;;1;X46/Y4/F2;X46/Y4/0_0_F2_SLICE->0_0_F2;1;X46/Y4/V01S0000;X46/Y4/0_0_F2->0_0_V01S0000;1;X45/Y5/H02W0401;X46/Y5/0_-1_V01S0000->-1_0_H02W0401;1;X45/Y5/C3;X45/Y5/0_0_H02W0401->0_0_C3;1;X45/Y5/C3_SLICE;X45/Y5/0_0_C3->0_0_C3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2991 ] ,
          "attributes": {
            "ROUTING": "X46/Y4/F6_SLICE;;1;X46/Y4/F6;X46/Y4/0_0_F6_SLICE->0_0_F6;1;X46/Y4/H00R0000;X46/Y4/0_0_F6->0_0_H00R0000;1;X46/Y4/CE1;X46/Y4/0_0_H00R0000->0_0_CE1;1;X46/Y4/CE1_SLICE;X46/Y4/0_0_CE1->0_0_CE1_SLICE;1"
          }
        },
        "myuart.tx_gen.txuart.data_latch_TRELLIS_FF_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 4013 ] ,
          "attributes": {
            "ROUTING": "X35/Y2/V02N0201;X35/Y3/0_-1_V01S0000->0_-1_V02N0201;1;X35/Y2/CE1;X35/Y2/0_0_V02N0201->0_0_CE1;1;X35/Y2/CE1_SLICE;X35/Y2/0_0_CE1->0_0_CE1_SLICE;1;X35/Y2/V01S0000;X35/Y2/0_0_F6->0_0_V01S0000;1;X35/Y2/V02N0601;X35/Y3/0_-1_V01S0000->0_-1_V02N0601;1;X35/Y2/CE2;X35/Y2/0_0_V02N0601->0_0_CE2;1;X35/Y2/CE2_SLICE;X35/Y2/0_0_CE2->0_0_CE2_SLICE;1;X36/Y2/CE1;X36/Y2/0_0_H00R0000->0_0_CE1;1;X36/Y2/CE1_SLICE;X36/Y2/0_0_CE1->0_0_CE1_SLICE;1;X36/Y2/CE3;X36/Y2/0_0_H00R0000->0_0_CE3;1;X36/Y2/CE3_SLICE;X36/Y2/0_0_CE3->0_0_CE3_SLICE;1;X36/Y2/H02E0601;X35/Y2/0_0_F6->1_0_H02E0601;1;X36/Y2/H00R0000;X36/Y2/0_0_H02E0601->0_0_H00R0000;1;X36/Y2/CE2;X36/Y2/0_0_H00R0000->0_0_CE2;1;X36/Y2/CE2_SLICE;X36/Y2/0_0_CE2->0_0_CE2_SLICE;1;X35/Y2/F6_SLICE;;1;X35/Y2/F6;X35/Y2/0_0_F6_SLICE->0_0_F6;1;X34/Y2/H02W0601;X35/Y2/0_0_F6->-1_0_H02W0601;1;X33/Y2/C4;X33/Y2/1_0_H02W0601->0_0_C4;1;X33/Y2/C4_SLICE;X33/Y2/0_0_C4->0_0_C4_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state[3]": {
          "hide_name": 0,
          "bits": [ 4202 ] ,
          "attributes": {
            "ROUTING": "X40/Y5/B0;X40/Y5/0_0_V00T0000->0_0_B0;1;X40/Y5/B0_SLICE;X40/Y5/0_0_B0->0_0_B0_SLICE;1;X41/Y5/H01E0001;X40/Y5/0_0_Q0->1_0_H01E0001;1;X41/Y5/A0;X41/Y5/0_0_H01E0001->0_0_A0;1;X41/Y5/A0_SLICE;X41/Y5/0_0_A0->0_0_A0_SLICE;1;X40/Y5/H01W0000;X40/Y5/0_0_Q0->0_0_H01W0000;1;X39/Y5/C0;X39/Y5/1_0_H01W0000->0_0_C0;1;X39/Y5/D0_SLICE;X39/Y5/0_0_C0->0_0_D0_SLICE;1;X40/Y5/Q0_SLICE;;1;X40/Y5/Q0;X40/Y5/0_0_Q0_SLICE->0_0_Q0;1;X40/Y5/V00T0000;X40/Y5/0_0_Q0->0_0_V00T0000;1;X40/Y5/A3;X40/Y5/0_0_V00T0000->0_0_A3;1;X40/Y5/B3_SLICE;X40/Y5/0_0_A3->0_0_B3_SLICE;1",
            "onehot": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_D_Z[2]": {
          "hide_name": 0,
          "bits": [ 2984 ] ,
          "attributes": {
            "ROUTING": "X45/Y2/C3;X45/Y2/0_0_F4->0_0_C3;1;X45/Y2/D3_SLICE;X45/Y2/0_0_C3->0_0_D3_SLICE;1;X44/Y3/C0;X44/Y3/0_0_H02W0601->0_0_C0;1;X44/Y3/D0_SLICE;X44/Y3/0_0_C0->0_0_D0_SLICE;1;X45/Y2/F4_SLICE;;1;X45/Y2/F4;X45/Y2/0_0_F4_SLICE->0_0_F4;1;X45/Y2/V01S0000;X45/Y2/0_0_F4->0_0_V01S0000;1;X44/Y3/H02W0601;X45/Y3/0_-1_V01S0000->-1_0_H02W0601;1;X44/Y3/C1;X44/Y3/0_0_H02W0601->0_0_C1;1;X44/Y3/C1_SLICE;X44/Y3/0_0_C1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3653 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_1_COUT": {
          "hide_name": 0,
          "bits": [ 3652 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/FCOC_SLICE;;1;X38/Y4/FCID_SLICE;X38/Y4/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_rx_byte[1]": {
          "hide_name": 0,
          "bits": [ 4199 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/Q6_SLICE;;1;X41/Y4/Q6;X41/Y4/0_0_Q6_SLICE->0_0_Q6;1;X40/Y4/H02W0401;X41/Y4/0_0_Q6->-1_0_H02W0401;1;X39/Y4/H00R0000;X39/Y4/1_0_H02W0401->0_0_H00R0000;1;X39/Y4/M1;X39/Y4/0_0_H00R0000->0_0_M1;1;X39/Y4/M1_SLICE;X39/Y4/0_0_M1->0_0_M1_SLICE;1",
            "src": "echo.v:14.13-14.25",
            "hdlname": "myuart uart_rx_byte"
          }
        },
        "uart_rx_byte[2]": {
          "hide_name": 0,
          "bits": [ 4196 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/Q7_SLICE;;1;X41/Y4/Q7;X41/Y4/0_0_Q7_SLICE->0_0_Q7;1;X41/Y4/H01W0100;X41/Y4/0_0_Q7->0_0_H01W0100;1;X39/Y4/H02W0101;X40/Y4/1_0_H01W0100->-1_0_H02W0101;1;X39/Y4/H00L0100;X39/Y4/0_0_H02W0101->0_0_H00L0100;1;X39/Y4/M3;X39/Y4/0_0_H00L0100->0_0_M3;1;X39/Y4/M3_SLICE;X39/Y4/0_0_M3->0_0_M3_SLICE;1",
            "src": "echo.v:14.13-14.25",
            "hdlname": "myuart uart_rx_byte"
          }
        },
        "uart_rx_byte[3]": {
          "hide_name": 0,
          "bits": [ 4193 ] ,
          "attributes": {
            "ROUTING": "X40/Y4/Q3_SLICE;;1;X40/Y4/Q3;X40/Y4/0_0_Q3_SLICE->0_0_Q3;1;X41/Y4/H01E0001;X40/Y4/0_0_Q3->1_0_H01E0001;1;X40/Y4/H02W0601;X41/Y4/0_0_H01E0001->-1_0_H02W0601;1;X39/Y4/M2;X39/Y4/1_0_H02W0601->0_0_M2;1;X39/Y4/M2_SLICE;X39/Y4/0_0_M2->0_0_M2_SLICE;1",
            "src": "echo.v:14.13-14.25",
            "hdlname": "myuart uart_rx_byte"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_PFUMX_Z_C0[4]": {
          "hide_name": 0,
          "bits": [ 2969 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/F6_SLICE;;1;X48/Y3/F6;X48/Y3/0_0_F6_SLICE->0_0_F6;1;X48/Y3/V00B0000;X48/Y3/0_0_F6->0_0_V00B0000;1;X48/Y3/M0;X48/Y3/0_0_V00B0000->0_0_M0;1;X48/Y3/M0_SLICE;X48/Y3/0_0_M0->0_0_M0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2968 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2967 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "uart_rx_byte[4]": {
          "hide_name": 0,
          "bits": [ 4190 ] ,
          "attributes": {
            "ROUTING": "X40/Y3/Q0_SLICE;;1;X40/Y3/Q0;X40/Y3/0_0_Q0_SLICE->0_0_Q0;1;X40/Y3/H01W0000;X40/Y3/0_0_Q0->0_0_H01W0000;1;X39/Y2/V02N0001;X39/Y3/1_0_H01W0000->0_-1_V02N0001;1;X40/Y2/H02E0001;X39/Y2/0_0_V02N0001->1_0_H02E0001;1;X40/Y2/V00T0000;X40/Y2/0_0_H02E0001->0_0_V00T0000;1;X40/Y2/M4;X40/Y2/0_0_V00T0000->0_0_M4;1;X40/Y2/M4_SLICE;X40/Y2/0_0_M4->0_0_M4_SLICE;1",
            "src": "echo.v:14.13-14.25",
            "hdlname": "myuart uart_rx_byte"
          }
        },
        "uart_rx_byte[5]": {
          "hide_name": 0,
          "bits": [ 4187 ] ,
          "attributes": {
            "ROUTING": "X40/Y3/Q2_SLICE;;1;X40/Y3/Q2;X40/Y3/0_0_Q2_SLICE->0_0_Q2;1;X40/Y2/V02N0001;X40/Y3/0_0_Q2->0_-1_V02N0001;1;X40/Y2/H00L0000;X40/Y2/0_0_V02N0001->0_0_H00L0000;1;X40/Y2/M1;X40/Y2/0_0_H00L0000->0_0_M1;1;X40/Y2/M1_SLICE;X40/Y2/0_0_M1->0_0_M1_SLICE;1",
            "src": "echo.v:14.13-14.25",
            "hdlname": "myuart uart_rx_byte"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI[0]": {
          "hide_name": 0,
          "bits": [ 3640 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/F6_SLICE;;1;X39/Y3/F6;X39/Y3/0_0_F6_SLICE->0_0_F6;1;X39/Y3/DI6;X39/Y3/0_0_F6->0_0_DI6;1;X39/Y3/DI6_SLICE;X39/Y3/0_0_DI6->0_0_DI6_SLICE;1",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI[1]": {
          "hide_name": 0,
          "bits": [ 3638 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/F3_SLICE;;1;X38/Y4/F3;X38/Y4/0_0_F3_SLICE->0_0_F3;1;X38/Y4/DI3;X38/Y4/0_0_F3->0_0_DI3;1;X38/Y4/DI3_SLICE;X38/Y4/0_0_DI3->0_0_DI3_SLICE;1",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI[2]": {
          "hide_name": 0,
          "bits": [ 3636 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/F4_SLICE;;1;X38/Y4/F4;X38/Y4/0_0_F4_SLICE->0_0_F4;1;X38/Y4/DI4;X38/Y4/0_0_F4->0_0_DI4;1;X38/Y4/DI4_SLICE;X38/Y4/0_0_DI4->0_0_DI4_SLICE;1",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI[3]": {
          "hide_name": 0,
          "bits": [ 3634 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/F5_SLICE;;1;X38/Y4/F5;X38/Y4/0_0_F5_SLICE->0_0_F5;1;X38/Y4/DI5;X38/Y4/0_0_F5->0_0_DI5;1;X38/Y4/DI5_SLICE;X38/Y4/0_0_DI5->0_0_DI5_SLICE;1",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr_TRELLIS_FF_Q_DI[4]": {
          "hide_name": 0,
          "bits": [ 3632 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/F6_SLICE;;1;X38/Y4/F6;X38/Y4/0_0_F6_SLICE->0_0_F6;1;X38/Y4/DI6;X38/Y4/0_0_F6->0_0_DI6;1;X38/Y4/DI6_SLICE;X38/Y4/0_0_DI6->0_0_DI6_SLICE;1",
            "src": "uart.v:64.41-64.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_PFUMX_Z_C0[4]": {
          "hide_name": 0,
          "bits": [ 3996 ] ,
          "attributes": {
            "ROUTING": "X34/Y4/F7_SLICE;;1;X34/Y4/F7;X34/Y4/0_0_F7_SLICE->0_0_F7;1;X35/Y4/H02E0501;X34/Y4/0_0_F7->1_0_H02E0501;1;X35/Y4/V00B0100;X35/Y4/0_0_H02E0501->0_0_V00B0100;1;X35/Y4/M2;X35/Y4/0_0_V00B0100->0_0_M2;1;X35/Y4/M2_SLICE;X35/Y4/0_0_M2->0_0_M2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3995 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3994 ] ,
          "attributes": {
            "ROUTING": "X35/Y4/F3_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2942 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.42-157.44"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2941 ] ,
          "attributes": {
            "ROUTING": "X49/Y2/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.46-157.48"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_1_S0": {
          "hide_name": 0,
          "bits": [ 3623 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D[2]": {
          "hide_name": 0,
          "bits": [ 3990 ] ,
          "attributes": {
            "ROUTING": "X35/Y4/F5B_SLICE;;1;X35/Y4/F2;X35/Y4/0_0_F5B_SLICE->0_0_F2;1;X34/Y4/H02W0201;X35/Y4/0_0_F2->-1_0_H02W0201;1;X33/Y4/D7;X33/Y4/1_0_H02W0201->0_0_D7;1;X33/Y4/D7_SLICE;X33/Y4/0_0_D7->0_0_D7_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D[1]": {
          "hide_name": 0,
          "bits": [ 3989 ] ,
          "attributes": {
            "ROUTING": "X34/Y4/F6_SLICE;;1;X34/Y4/F6;X34/Y4/0_0_F6_SLICE->0_0_F6;1;X34/Y4/H01W0000;X34/Y4/0_0_F6->0_0_H01W0000;1;X33/Y4/A7;X33/Y4/1_0_H01W0000->0_0_A7;1;X33/Y4/C7_SLICE;X33/Y4/0_0_A7->0_0_C7_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D[0]": {
          "hide_name": 0,
          "bits": [ 3988 ] ,
          "attributes": {
            "ROUTING": "X33/Y4/F6_SLICE;;1;X33/Y4/F6;X33/Y4/0_0_F6_SLICE->0_0_F6;1;X33/Y4/C7;X33/Y4/0_0_F6->0_0_C7;1;X33/Y4/B7_SLICE;X33/Y4/0_0_C7->0_0_B7_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2929 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.34-157.36"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2928 ] ,
          "attributes": {
            "ROUTING": "X49/Y2/F3_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.38-157.40"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2926 ] ,
          "attributes": {
            "ROUTING": "X49/Y2/F5A_SLICE;;1;X49/Y2/F0;X49/Y2/0_0_F5A_SLICE->0_0_F0;1;X49/Y2/FXBA;X49/Y2/0_0_F0->0_0_FXBA;1;X49/Y2/FXBA_SLICE;X49/Y2/0_0_FXBA->0_0_FXBA_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.62-157.64"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2925 ] ,
          "attributes": {
            "ROUTING": "X49/Y2/F5B_SLICE;;1;X49/Y2/F2;X49/Y2/0_0_F5B_SLICE->0_0_F2;1;X49/Y2/FXAA;X49/Y2/0_0_F2->0_0_FXAA;1;X49/Y2/FXAA_SLICE;X49/Y2/0_0_FXAA->0_0_FXAA_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.58-157.60"
          }
        },
        "uart_rx_byte[0]": {
          "hide_name": 0,
          "bits": [ 4184 ] ,
          "attributes": {
            "ROUTING": "X40/Y3/Q6_SLICE;;1;X40/Y3/Q6;X40/Y3/0_0_Q6_SLICE->0_0_Q6;1;X40/Y3/V01S0000;X40/Y3/0_0_Q6->0_0_V01S0000;1;X40/Y3/V02N0201;X40/Y4/0_-1_V01S0000->0_-1_V02N0201;1;X40/Y2/V00B0000;X40/Y2/0_1_V02N0201->0_0_V00B0000;1;X40/Y2/M0;X40/Y2/0_0_V00B0000->0_0_M0;1;X40/Y2/M0_SLICE;X40/Y2/0_0_M0->0_0_M0_SLICE;1",
            "src": "echo.v:14.13-14.25",
            "hdlname": "myuart uart_rx_byte"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 3984 ] ,
          "attributes": {
            "ROUTING": "X33/Y4/CE0;X33/Y4/0_0_H00R0000->0_0_CE0;1;X33/Y4/CE0_SLICE;X33/Y4/0_0_CE0->0_0_CE0_SLICE;1;X33/Y4/H00R0000;X33/Y4/0_0_F4->0_0_H00R0000;1;X33/Y4/CE1;X33/Y4/0_0_H00R0000->0_0_CE1;1;X33/Y4/CE1_SLICE;X33/Y4/0_0_CE1->0_0_CE1_SLICE;1;X33/Y3/V01N0101;X33/Y4/0_0_F4->0_-1_V01N0101;1;X34/Y3/H02E0101;X33/Y3/0_0_V01N0101->1_0_H02E0101;1;X34/Y3/CE1;X34/Y3/0_0_H02E0101->0_0_CE1;1;X34/Y3/CE1_SLICE;X34/Y3/0_0_CE1->0_0_CE1_SLICE;1;X34/Y4/CE0_SLICE;X34/Y4/0_0_CE0->0_0_CE0_SLICE;1;X34/Y4/CE2;X34/Y4/0_0_H00R0000->0_0_CE2;1;X34/Y4/CE2_SLICE;X34/Y4/0_0_CE2->0_0_CE2_SLICE;1;X34/Y4/H02E0401;X33/Y4/0_0_F4->1_0_H02E0401;1;X34/Y4/H00R0000;X34/Y4/0_0_H02E0401->0_0_H00R0000;1;X34/Y4/CE1;X34/Y4/0_0_H00R0000->0_0_CE1;1;X34/Y4/CE1_SLICE;X34/Y4/0_0_CE1->0_0_CE1_SLICE;1;X35/Y4/CE0;X35/Y4/0_0_H00R0000->0_0_CE0;1;X35/Y4/CE0_SLICE;X35/Y4/0_0_CE0->0_0_CE0_SLICE;1;X35/Y4/CE2;X35/Y4/0_0_H00R0000->0_0_CE2;1;X35/Y4/CE2_SLICE;X35/Y4/0_0_CE2->0_0_CE2_SLICE;1;X35/Y3/CE1;X35/Y3/0_0_H00R0000->0_0_CE1;1;X35/Y3/CE1_SLICE;X35/Y3/0_0_CE1->0_0_CE1_SLICE;1;X35/Y4/H00R0000;X35/Y4/-1_0_H02E0401->0_0_H00R0000;1;X35/Y3/V02N0401;X35/Y4/-1_0_H02E0401->0_-1_V02N0401;1;X35/Y3/H00R0000;X35/Y3/0_0_V02N0401->0_0_H00R0000;1;X33/Y4/F5C_SLICE;;1;X33/Y4/F4;X33/Y4/0_0_F5C_SLICE->0_0_F4;1;X33/Y4/V01S0000;X33/Y4/0_0_F4->0_0_V01S0000;1;X33/Y4/V02N0201;X33/Y5/0_-1_V01S0000->0_-1_V02N0201;1;X33/Y3/CE1;X33/Y3/0_1_V02N0201->0_0_CE1;1;X33/Y3/CE1_SLICE;X33/Y3/0_0_CE1->0_0_CE1_SLICE;1;X34/Y4/CE0;X34/Y4/0_0_H00R0000->0_0_CE0;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0[1]": {
          "hide_name": 0,
          "bits": [ 3980 ] ,
          "attributes": {
            "ROUTING": "X34/Y2/H00R0100;X34/Y2/0_0_H02E0701->0_0_H00R0100;1;X34/Y2/B2;X34/Y2/0_0_H00R0100->0_0_B2;1;X34/Y2/C2_SLICE;X34/Y2/0_0_B2->0_0_C2_SLICE;1;X34/Y2/D0;X34/Y2/0_0_V00B0100->0_0_D0;1;X34/Y2/C0_SLICE;X34/Y2/0_0_D0->0_0_C0_SLICE;1;X34/Y2/H02E0701;X33/Y2/0_0_Q7->1_0_H02E0701;1;X34/Y2/V00B0100;X34/Y2/0_0_H02E0701->0_0_V00B0100;1;X34/Y2/D3;X34/Y2/0_0_V00B0100->0_0_D3;1;X34/Y2/C3_SLICE;X34/Y2/0_0_D3->0_0_C3_SLICE;1;X33/Y2/C2;X33/Y2/0_-1_V01N0001->0_0_C2;1;X33/Y2/C2_SLICE;X33/Y2/0_0_C2->0_0_C2_SLICE;1;X33/Y2/B0;X33/Y2/0_0_H01W0100->0_0_B0;1;X33/Y2/A0_SLICE;X33/Y2/0_0_B0->0_0_A0_SLICE;1;X33/Y2/A7;X33/Y2/0_0_Q7->0_0_A7;1;X33/Y2/C7_SLICE;X33/Y2/0_0_A7->0_0_C7_SLICE;1;X33/Y2/H01W0100;X33/Y2/0_0_Q7->0_0_H01W0100;1;X33/Y2/B3;X33/Y2/0_0_H01W0100->0_0_B3;1;X33/Y2/B3_SLICE;X33/Y2/0_0_B3->0_0_B3_SLICE;1;X33/Y1/V01N0001;X33/Y2/0_0_Q7->0_-1_V01N0001;1;X33/Y2/C1;X33/Y2/0_-1_V01N0001->0_0_C1;1;X33/Y2/A1_SLICE;X33/Y2/0_0_C1->0_0_A1_SLICE;1;X34/Y3/H02E0001;X33/Y3/0_-1_V01S0000->1_0_H02E0001;1;X34/Y3/D0;X34/Y3/0_0_H02E0001->0_0_D0;1;X34/Y3/B0_SLICE;X34/Y3/0_0_D0->0_0_B0_SLICE;1;X33/Y2/Q7_SLICE;;1;X33/Y2/Q7;X33/Y2/0_0_Q7_SLICE->0_0_Q7;1;X33/Y2/V01S0000;X33/Y2/0_0_Q7->0_0_V01S0000;1;X33/Y3/B4;X33/Y3/0_-1_V01S0000->0_0_B4;1;X33/Y3/D4_SLICE;X33/Y3/0_0_B4->0_0_D4_SLICE;1",
            "onehot": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0[0]": {
          "hide_name": 0,
          "bits": [ 3977 ] ,
          "attributes": {
            "ROUTING": "X33/Y2/A4;X33/Y2/0_0_V00B0000->0_0_A4;1;X33/Y2/A4_SLICE;X33/Y2/0_0_A4->0_0_A4_SLICE;1;X33/Y2/V00B0000;X33/Y2/0_0_Q4->0_0_V00B0000;1;X33/Y2/A3;X33/Y2/0_0_V00B0000->0_0_A3;1;X33/Y2/A3_SLICE;X33/Y2/0_0_A3->0_0_A3_SLICE;1;X33/Y2/Q4_SLICE;;1;X33/Y2/Q4;X33/Y2/0_0_Q4_SLICE->0_0_Q4;1;X33/Y3/V02S0401;X33/Y2/0_0_Q4->0_1_V02S0401;1;X33/Y3/D4;X33/Y3/0_0_V02S0401->0_0_D4;1;X33/Y3/C4_SLICE;X33/Y3/0_0_D4->0_0_C4_SLICE;1",
            "onehot": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_byte[6]": {
          "hide_name": 0,
          "bits": [ 4181 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/Q7_SLICE;;1;X41/Y2/Q7;X41/Y2/0_0_Q7_SLICE->0_0_Q7;1;X42/Y2/H01E0001;X41/Y2/0_0_Q7->1_0_H01E0001;1;X41/Y2/H02W0201;X42/Y2/0_0_H01E0001->-1_0_H02W0201;1;X40/Y2/M7;X40/Y2/1_0_H02W0201->0_0_M7;1;X40/Y2/M7_SLICE;X40/Y2/0_0_M7->0_0_M7_SLICE;1",
            "src": "echo.v:14.13-14.25",
            "hdlname": "myuart uart_rx_byte"
          }
        },
        "uart_rx_byte[7]": {
          "hide_name": 0,
          "bits": [ 4178 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/Q6_SLICE;;1;X41/Y2/Q6;X41/Y2/0_0_Q6_SLICE->0_0_Q6;1;X40/Y2/H02W0401;X41/Y2/0_0_Q6->-1_0_H02W0401;1;X39/Y2/M6;X39/Y2/1_0_H02W0401->0_0_M6;1;X39/Y2/M6_SLICE;X39/Y2/0_0_M6->0_0_M6_SLICE;1",
            "src": "echo.v:14.13-14.25",
            "hdlname": "myuart uart_rx_byte"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_1_COUT": {
          "hide_name": 0,
          "bits": [ 3603 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/FCOB_SLICE;;1;X37/Y3/FCIC_SLICE;X37/Y3/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_rx_read": {
          "hide_name": 0,
          "bits": [ 4253 ] ,
          "attributes": {
            "ROUTING": "X43/Y5/Q0_SLICE;;1;X43/Y5/Q0;X43/Y5/0_0_Q0_SLICE->0_0_Q0;1;X44/Y5/H01E0001;X43/Y5/0_0_Q0->1_0_H01E0001;1;X44/Y4/V02N0201;X44/Y5/0_0_H01E0001->0_-1_V02N0201;1;X44/Y4/C6;X44/Y4/0_0_V02N0201->0_0_C6;1;X44/Y4/C6_SLICE;X44/Y4/0_0_C6->0_0_C6_SLICE;1",
            "src": "echo.v:11.6-11.18",
            "hdlname": "myuart uart_rx_read"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2905 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.26-157.28"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2904 ] ,
          "attributes": {
            "ROUTING": "X49/Y2/F5_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.30-157.32"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2075 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "uart_tx_data_in_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 4282 ] ,
          "attributes": {
            "ROUTING": "X39/Y4/CE1;X39/Y4/0_0_H00R0100->0_0_CE1;1;X39/Y4/CE1_SLICE;X39/Y4/0_0_CE1->0_0_CE1_SLICE;1;X39/Y4/H02W0701;X40/Y4/0_0_F5->-1_0_H02W0701;1;X39/Y4/H00R0100;X39/Y4/0_0_H02W0701->0_0_H00R0100;1;X39/Y4/CE0;X39/Y4/0_0_H00R0100->0_0_CE0;1;X39/Y4/CE0_SLICE;X39/Y4/0_0_CE0->0_0_CE0_SLICE;1;X40/Y2/CE3;X40/Y2/0_0_V02N0601->0_0_CE3;1;X40/Y2/CE3_SLICE;X40/Y2/0_0_CE3->0_0_CE3_SLICE;1;X40/Y2/V02N0201;X40/Y3/0_0_V01N0001->0_-1_V02N0201;1;X40/Y2/CE0;X40/Y2/0_0_V02N0201->0_0_CE0;1;X40/Y2/CE0_SLICE;X40/Y2/0_0_CE0->0_0_CE0_SLICE;1;X40/Y3/V01N0001;X40/Y4/0_0_F5->0_-1_V01N0001;1;X40/Y2/V02N0601;X40/Y3/0_0_V01N0001->0_-1_V02N0601;1;X40/Y2/CE2;X40/Y2/0_0_V02N0601->0_0_CE2;1;X40/Y2/CE2_SLICE;X40/Y2/0_0_CE2->0_0_CE2_SLICE;1;X40/Y4/F5_SLICE;;1;X40/Y4/F5;X40/Y4/0_0_F5_SLICE->0_0_F5;1;X40/Y4/H01W0000;X40/Y4/0_0_F5->0_0_H01W0000;1;X39/Y3/V02N0601;X39/Y4/1_0_H01W0000->0_-1_V02N0601;1;X39/Y2/CE3;X39/Y2/0_1_V02N0601->0_0_CE3;1;X39/Y2/CE3_SLICE;X39/Y2/0_0_CE3->0_0_CE3_SLICE;1"
          }
        },
        "myuart.tx_gen.txuart.tx_started_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 4169 ] ,
          "attributes": {
            "ROUTING": "X35/Y3/F0_SLICE;;1;X35/Y3/F0;X35/Y3/0_0_F0_SLICE->0_0_F0;1;X35/Y3/DI0;X35/Y3/0_0_F0->0_0_DI0;1;X35/Y3/DI0_SLICE;X35/Y3/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 3593 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.tx_gen.tx_started": {
          "hide_name": 0,
          "bits": [ 4167 ] ,
          "attributes": {
            "ROUTING": "X35/Y3/Q0_SLICE;;1;X35/Y3/Q0;X35/Y3/0_0_Q0_SLICE->0_0_Q0;1;X36/Y3/H01E0001;X35/Y3/0_0_Q0->1_0_H01E0001;1;X36/Y3/C7;X36/Y3/0_0_H01E0001->0_0_C7;1;X36/Y3/C7_SLICE;X36/Y3/0_0_C7->0_0_C7_SLICE;1",
            "src": "tx_uart.v:12.16-12.26",
            "hdlname": "myuart tx_gen.txuart tx_started"
          }
        },
        "rx": {
          "hide_name": 0,
          "bits": [ 2076 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3588 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3587 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/FCOC_SLICE;;1;X37/Y3/FCID_SLICE;X37/Y3/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2884 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.18-157.20"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2883 ] ,
          "attributes": {
            "ROUTING": "X49/Y2/F7_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.22-157.24"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2881 ] ,
          "attributes": {
            "ROUTING": "X49/Y2/F5C_SLICE;;1;X49/Y2/F4;X49/Y2/0_0_F5C_SLICE->0_0_F4;1;X49/Y2/FXBC;X49/Y2/0_0_F4->0_0_FXBC;1;X49/Y2/FXBC_SLICE;X49/Y2/0_0_FXBC->0_0_FXBC_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.54-157.56"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2880 ] ,
          "attributes": {
            "ROUTING": "X49/Y2/F5D_SLICE;;1;X49/Y2/F6;X49/Y2/0_0_F5D_SLICE->0_0_F6;1;X49/Y2/FXAC;X49/Y2/0_0_F6->0_0_FXAC;1;X49/Y2/FXAC_SLICE;X49/Y2/0_0_FXAC->0_0_FXAC_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.50-157.52"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_SD[6]": {
          "hide_name": 0,
          "bits": [ 2878 ] ,
          "attributes": {
            "ROUTING": "X50/Y2/F4_SLICE;;1;X50/Y2/F4;X50/Y2/0_0_F4_SLICE->0_0_F4;1;X49/Y2/H02W0601;X50/Y2/0_0_F4->-1_0_H02W0601;1;X49/Y2/H00R0000;X49/Y2/0_0_H02W0601->0_0_H00R0000;1;X49/Y2/M3;X49/Y2/0_0_H00R0000->0_0_M3;1;X49/Y2/M3_SLICE;X49/Y2/0_0_M3->0_0_M3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2877 ] ,
          "attributes": {
            "ROUTING": "X49/Y2/FXA_SLICE;;1;X49/Y2/F1;X49/Y2/0_0_FXA_SLICE->0_0_F1;1;X49/Y2/FXBB;X49/Y2/0_0_F1->0_0_FXBB;1;X49/Y2/FXBB_SLICE;X49/Y2/0_0_FXBB->0_0_FXBB_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.70-157.72"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2876 ] ,
          "attributes": {
            "ROUTING": "X49/Y2/FXC_SLICE;;1;X49/Y2/F5;X49/Y2/0_0_FXC_SLICE->0_0_F5;1;X49/Y2/FXAB;X49/Y2/0_0_F5->0_0_FXAB;1;X49/Y2/FXAB_SLICE;X49/Y2/0_0_FXAB->0_0_FXAB_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:157.66-157.68"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z_PFUMX_C0_Z_L6MUX21_D1_Z": {
          "hide_name": 0,
          "bits": [ 2874 ] ,
          "attributes": {
            "ROUTING": "X49/Y3/CE3;X49/Y3/0_0_H02W0101->0_0_CE3;1;X49/Y3/CE3_SLICE;X49/Y3/0_0_CE3->0_0_CE3_SLICE;1;X50/Y2/CE1;X50/Y2/0_1_V02N0201->0_0_CE1;1;X50/Y2/CE1_SLICE;X50/Y2/0_0_CE1->0_0_CE1_SLICE;1;X50/Y3/V01S0000;X50/Y3/0_0_F1->0_0_V01S0000;1;X50/Y3/V02N0201;X50/Y4/0_-1_V01S0000->0_-1_V02N0201;1;X50/Y2/CE0;X50/Y2/0_1_V02N0201->0_0_CE0;1;X50/Y2/CE0_SLICE;X50/Y2/0_0_CE0->0_0_CE0_SLICE;1;X49/Y3/CE1;X49/Y3/0_0_H02W0101->0_0_CE1;1;X49/Y3/CE1_SLICE;X49/Y3/0_0_CE1->0_0_CE1_SLICE;1;X49/Y3/CE2;X49/Y3/0_0_H02W0101->0_0_CE2;1;X49/Y3/CE2_SLICE;X49/Y3/0_0_CE2->0_0_CE2_SLICE;1;X50/Y4/V02S0301;X50/Y3/0_0_F1->0_1_V02S0301;1;X50/Y4/H00L0100;X50/Y4/0_0_V02S0301->0_0_H00L0100;1;X50/Y4/CE3;X50/Y4/0_0_H00L0100->0_0_CE3;1;X50/Y4/CE3_SLICE;X50/Y4/0_0_CE3->0_0_CE3_SLICE;1;X49/Y3/CE0;X49/Y3/0_0_H02W0101->0_0_CE0;1;X49/Y3/CE0_SLICE;X49/Y3/0_0_CE0->0_0_CE0_SLICE;1;X48/Y3/CE2;X48/Y3/1_0_H02W0101->0_0_CE2;1;X48/Y3/CE2_SLICE;X48/Y3/0_0_CE2->0_0_CE2_SLICE;1;X48/Y3/CE1;X48/Y3/1_0_H02W0101->0_0_CE1;1;X48/Y3/CE1_SLICE;X48/Y3/0_0_CE1->0_0_CE1_SLICE;1;X49/Y3/H02W0101;X50/Y3/0_0_F1->-1_0_H02W0101;1;X48/Y3/CE3;X48/Y3/1_0_H02W0101->0_0_CE3;1;X48/Y3/CE3_SLICE;X48/Y3/0_0_CE3->0_0_CE3_SLICE;1;X49/Y4/CE3;X49/Y4/0_0_H02W0101->0_0_CE3;1;X49/Y4/CE3_SLICE;X49/Y4/0_0_CE3->0_0_CE3_SLICE;1;X50/Y3/FXA_SLICE;;1;X50/Y3/F1;X50/Y3/0_0_FXA_SLICE->0_0_F1;1;X50/Y3/V01S0100;X50/Y3/0_0_F1->0_0_V01S0100;1;X49/Y4/H02W0101;X50/Y4/0_-1_V01S0100->-1_0_H02W0101;1;X48/Y4/CE3;X48/Y4/1_0_H02W0101->0_0_CE3;1;X48/Y4/CE3_SLICE;X48/Y4/0_0_CE3->0_0_CE3_SLICE;1"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[9]": {
          "hide_name": 0,
          "bits": [ 3958 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/V02S0101;X34/Y4/0_0_Q1->0_1_V02S0101;1;X34/Y5/B3;X34/Y5/0_0_V02S0101->0_0_B3;1;X34/Y5/A3_SLICE;X34/Y5/0_0_B3->0_0_A3_SLICE;1;X34/Y4/Q1_SLICE;;1;X34/Y4/Q1;X34/Y4/0_0_Q1_SLICE->0_0_Q1;1;X34/Y4/H00L0100;X34/Y4/0_0_Q1->0_0_H00L0100;1;X34/Y4/D7;X34/Y4/0_0_H00L0100->0_0_D7;1;X34/Y4/C7_SLICE;X34/Y4/0_0_D7->0_0_C7_SLICE;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[8]": {
          "hide_name": 0,
          "bits": [ 3957 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/V02S0201;X34/Y4/0_0_Q0->0_1_V02S0201;1;X34/Y5/H00L0000;X34/Y5/0_0_V02S0201->0_0_H00L0000;1;X34/Y5/B2;X34/Y5/0_0_H00L0000->0_0_B2;1;X34/Y5/A2_SLICE;X34/Y5/0_0_B2->0_0_A2_SLICE;1;X34/Y4/Q0_SLICE;;1;X34/Y4/Q0;X34/Y4/0_0_Q0_SLICE->0_0_Q0;1;X34/Y4/V00T0000;X34/Y4/0_0_Q0->0_0_V00T0000;1;X34/Y4/B7;X34/Y4/0_0_V00T0000->0_0_B7;1;X34/Y4/D7_SLICE;X34/Y4/0_0_B7->0_0_D7_SLICE;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[0]": {
          "hide_name": 0,
          "bits": [ 3955 ] ,
          "attributes": {
            "ROUTING": "X33/Y3/F2_SLICE;;1;X33/Y3/F2;X33/Y3/0_0_F2_SLICE->0_0_F2;1;X33/Y3/DI2;X33/Y3/0_0_F2->0_0_DI2;1;X33/Y3/DI2_SLICE;X33/Y3/0_0_DI2->0_0_DI2_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx": {
          "hide_name": 0,
          "bits": [ 2077 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_D[2]": {
          "hide_name": 0,
          "bits": [ 4156 ] ,
          "attributes": {
            "ROUTING": "X35/Y2/F7_SLICE;;1;X35/Y2/F7;X35/Y2/0_0_F7_SLICE->0_0_F7;1;X35/Y2/A2;X35/Y2/0_0_F7->0_0_A2;1;X35/Y2/D2_SLICE;X35/Y2/0_0_A2->0_0_D2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI[1]": {
          "hide_name": 0,
          "bits": [ 3575 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/F3_SLICE;;1;X37/Y3/F3;X37/Y3/0_0_F3_SLICE->0_0_F3;1;X37/Y3/DI3;X37/Y3/0_0_F3->0_0_DI3;1;X37/Y3/DI3_SLICE;X37/Y3/0_0_DI3->0_0_DI3_SLICE;1",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI[0]": {
          "hide_name": 0,
          "bits": [ 3573 ] ,
          "attributes": {
            "ROUTING": "X36/Y4/F0_SLICE;;1;X36/Y4/F0;X36/Y4/0_0_F0_SLICE->0_0_F0;1;X36/Y4/DI0;X36/Y4/0_0_F0->0_0_DI0;1;X36/Y4/DI0_SLICE;X36/Y4/0_0_DI0->0_0_DI0_SLICE;1",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI[2]": {
          "hide_name": 0,
          "bits": [ 3571 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/F4_SLICE;;1;X37/Y3/F4;X37/Y3/0_0_F4_SLICE->0_0_F4;1;X37/Y3/DI4;X37/Y3/0_0_F4->0_0_DI4;1;X37/Y3/DI4_SLICE;X37/Y3/0_0_DI4->0_0_DI4_SLICE;1",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI[3]": {
          "hide_name": 0,
          "bits": [ 3569 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/F5_SLICE;;1;X37/Y3/F5;X37/Y3/0_0_F5_SLICE->0_0_F5;1;X37/Y3/DI5;X37/Y3/0_0_F5->0_0_DI5;1;X37/Y3/DI5_SLICE;X37/Y3/0_0_DI5->0_0_DI5_SLICE;1",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr_TRELLIS_FF_Q_DI[4]": {
          "hide_name": 0,
          "bits": [ 3567 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/F6_SLICE;;1;X37/Y3/F6;X37/Y3/0_0_F6_SLICE->0_0_F6;1;X37/Y3/DI6;X37/Y3/0_0_F6->0_0_DI6;1;X37/Y3/DI6_SLICE;X37/Y3/0_0_DI6->0_0_DI6_SLICE;1",
            "src": "uart.v:72.41-72.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_send_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3566 ] ,
          "attributes": {
            "ROUTING": "X36/Y3/DI0;X36/Y3/0_0_F0->0_0_DI0;1;X36/Y3/DI0_SLICE;X36/Y3/0_0_DI0->0_0_DI0_SLICE;1;X37/Y3/CE3;X37/Y3/0_0_H00L0000->0_0_CE3;1;X37/Y3/CE3_SLICE;X37/Y3/0_0_CE3->0_0_CE3_SLICE;1;X36/Y4/V02S0201;X36/Y3/0_0_F0->0_1_V02S0201;1;X36/Y4/CE0;X36/Y4/0_0_V02S0201->0_0_CE0;1;X36/Y4/CE0_SLICE;X36/Y4/0_0_CE0->0_0_CE0_SLICE;1;X37/Y3/CE1;X37/Y3/0_0_H00L0000->0_0_CE1;1;X37/Y3/CE1_SLICE;X37/Y3/0_0_CE1->0_0_CE1_SLICE;1;X36/Y2/V02N0201;X36/Y3/0_0_F0->0_-1_V02N0201;1;X36/Y2/CE0;X36/Y2/0_0_V02N0201->0_0_CE0;1;X36/Y2/CE0_SLICE;X36/Y2/0_0_CE0->0_0_CE0_SLICE;1;X37/Y3/H02E0001;X36/Y3/0_0_F0->1_0_H02E0001;1;X37/Y3/H00L0000;X37/Y3/0_0_H02E0001->0_0_H00L0000;1;X37/Y3/CE2;X37/Y3/0_0_H00L0000->0_0_CE2;1;X37/Y3/CE2_SLICE;X37/Y3/0_0_CE2->0_0_CE2_SLICE;1;X38/Y3/H02E0101;X37/Y3/0_0_H01E0101->1_0_H02E0101;1;X38/Y3/CE1;X38/Y3/0_0_H02E0101->0_0_CE1;1;X38/Y3/CE1_SLICE;X38/Y3/0_0_CE1->0_0_CE1_SLICE;1;X37/Y2/CE1;X37/Y2/0_0_V02N0201->0_0_CE1;1;X37/Y2/CE1_SLICE;X37/Y2/0_0_CE1->0_0_CE1_SLICE;1;X37/Y3/H01E0001;X36/Y3/0_0_F0->1_0_H01E0001;1;X37/Y2/V02N0201;X37/Y3/0_0_H01E0001->0_-1_V02N0201;1;X37/Y2/CE0;X37/Y2/0_0_V02N0201->0_0_CE0;1;X37/Y2/CE0_SLICE;X37/Y2/0_0_CE0->0_0_CE0_SLICE;1;X36/Y3/F0_SLICE;;1;X36/Y3/F0;X36/Y3/0_0_F0_SLICE->0_0_F0;1;X37/Y3/H01E0101;X36/Y3/0_0_F0->1_0_H01E0101;1;X37/Y2/V02N0101;X37/Y3/0_0_H01E0101->0_-1_V02N0101;1;X38/Y2/H02E0101;X37/Y2/0_0_V02N0101->1_0_H02E0101;1;X38/Y2/CE3;X38/Y2/0_0_H02E0101->0_0_CE3;1;X38/Y2/CE3_SLICE;X38/Y2/0_0_CE3->0_0_CE3_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_S0_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 3564 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z_PFUMX_C0_1_Z": {
          "hide_name": 0,
          "bits": [ 2844 ] ,
          "attributes": {
            "ROUTING": "X50/Y3/F5B_SLICE;;1;X50/Y3/F2;X50/Y3/0_0_F5B_SLICE->0_0_F2;1;X50/Y3/FXAA;X50/Y3/0_0_F2->0_0_FXAA;1;X50/Y3/FXAA_SLICE;X50/Y3/0_0_FXAA->0_0_FXAA_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.34-141.36"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z_PFUMX_C0_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2843 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.18-141.20"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z_PFUMX_C0_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2842 ] ,
          "attributes": {
            "ROUTING": "X50/Y3/F3_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.22-141.24"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 2840 ] ,
          "attributes": {
            "ROUTING": "X50/Y3/F5A_SLICE;;1;X50/Y3/F0;X50/Y3/0_0_F5A_SLICE->0_0_F0;1;X50/Y3/FXBA;X50/Y3/0_0_F0->0_0_FXBA;1;X50/Y3/FXBA_SLICE;X50/Y3/0_0_FXBA->0_0_FXBA_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.38-141.40"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 2839 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.26-141.28"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 2838 ] ,
          "attributes": {
            "ROUTING": "X50/Y3/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:141.30-141.32"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_D[1]": {
          "hide_name": 0,
          "bits": [ 2831 ] ,
          "attributes": {
            "ROUTING": "X45/Y3/V01S0100;X45/Y3/0_0_Q6->0_0_V01S0100;1;X44/Y4/H02W0101;X45/Y4/0_-1_V01S0100->-1_0_H02W0101;1;X44/Y4/B0;X44/Y4/0_0_H02W0101->0_0_B0;1;X44/Y4/C0_SLICE;X44/Y4/0_0_B0->0_0_C0_SLICE;1;X45/Y2/C1_SLICE;X45/Y2/0_0_C1->0_0_C1_SLICE;1;X45/Y2/V02N0601;X45/Y3/0_0_Q6->0_-1_V02N0601;1;X45/Y2/C0;X45/Y2/0_0_V02N0601->0_0_C0;1;X45/Y2/C0_SLICE;X45/Y2/0_0_C0->0_0_C0_SLICE;1;X43/Y3/B0;X43/Y3/0_0_V00B0000->0_0_B0;1;X43/Y3/A0_SLICE;X43/Y3/0_0_B0->0_0_A0_SLICE;1;X43/Y3/A2;X43/Y3/0_0_V00B0000->0_0_A2;1;X43/Y3/B2_SLICE;X43/Y3/0_0_A2->0_0_B2_SLICE;1;X44/Y2/B2_SLICE;X44/Y2/0_0_B2->0_0_B2_SLICE;1;X44/Y2/B2;X44/Y2/0_0_H02W0301->0_0_B2;1;X43/Y2/B2_SLICE;X43/Y2/0_0_B2->0_0_B2_SLICE;1;X43/Y3/V00B0000;X43/Y3/1_0_H02W0401->0_0_V00B0000;1;X43/Y3/B1;X43/Y3/0_0_V00B0000->0_0_B1;1;X43/Y3/B1_SLICE;X43/Y3/0_0_B1->0_0_B1_SLICE;1;X44/Y2/H02W0301;X45/Y2/0_0_V01N0101->-1_0_H02W0301;1;X43/Y2/B2;X43/Y2/1_0_H02W0301->0_0_B2;1;X44/Y3/B2_SLICE;X44/Y3/0_0_C2->0_0_B2_SLICE;1;X44/Y3/C2;X44/Y3/1_0_H01W0000->0_0_C2;1;X45/Y2/C1;X45/Y2/0_0_V02N0601->0_0_C1;1;X43/Y3/C6;X43/Y3/1_0_H02W0401->0_0_C6;1;X43/Y3/C6_SLICE;X43/Y3/0_0_C6->0_0_C6_SLICE;1;X44/Y2/C0;X44/Y2/0_0_V02N0601->0_0_C0;1;X44/Y2/D0_SLICE;X44/Y2/0_0_C0->0_0_D0_SLICE;1;X46/Y3/H02E0401;X45/Y3/0_0_Q6->1_0_H02E0401;1;X47/Y3/C6;X47/Y3/-1_0_H02E0401->0_0_C6;1;X47/Y3/D6_SLICE;X47/Y3/0_0_C6->0_0_D6_SLICE;1;X44/Y2/V02N0601;X44/Y3/1_0_H01W0000->0_-1_V02N0601;1;X44/Y2/H00R0000;X44/Y2/0_0_V02N0601->0_0_H00R0000;1;X44/Y2/D1;X44/Y2/0_0_H00R0000->0_0_D1;1;X44/Y2/C1_SLICE;X44/Y2/0_0_D1->0_0_C1_SLICE;1;X45/Y2/C7;X45/Y2/0_0_V01N0101->0_0_C7;1;X45/Y2/C7_SLICE;X45/Y2/0_0_C7->0_0_C7_SLICE;1;X45/Y2/V01N0101;X45/Y3/0_0_Q6->0_-1_V01N0101;1;X45/Y2/C4;X45/Y2/0_0_V01N0101->0_0_C4;1;X45/Y2/B4_SLICE;X45/Y2/0_0_C4->0_0_B4_SLICE;1;X45/Y3/H01W0000;X45/Y3/0_0_Q6->0_0_H01W0000;1;X44/Y3/A7;X44/Y3/1_0_H01W0000->0_0_A7;1;X44/Y3/C7_SLICE;X44/Y3/0_0_A7->0_0_C7_SLICE;1;X46/Y3/H02E0601;X45/Y3/0_0_Q6->1_0_H02E0601;1;X47/Y3/C2;X47/Y3/-1_0_H02E0601->0_0_C2;1;X47/Y3/D2_SLICE;X47/Y3/0_0_C2->0_0_D2_SLICE;1;X45/Y3/Q6_SLICE;;1;X45/Y3/Q6;X45/Y3/0_0_Q6_SLICE->0_0_Q6;1;X43/Y3/C7;X43/Y3/1_0_H02W0401->0_0_C7;1;X44/Y3/H02W0401;X45/Y3/0_0_Q6->-1_0_H02W0401;1;X43/Y3/B7_SLICE;X43/Y3/0_0_C7->0_0_B7_SLICE;1",
            "onehot": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z[1]": {
          "hide_name": 0,
          "bits": [ 2827 ] ,
          "attributes": {
            "ROUTING": "X46/Y3/A4;X46/Y3/1_0_H01W0000->0_0_A4;1;X46/Y3/C4_SLICE;X46/Y3/0_0_A4->0_0_C4_SLICE;1;X46/Y3/A5;X46/Y3/1_0_H01W0000->0_0_A5;1;X46/Y3/A5_SLICE;X46/Y3/0_0_A5->0_0_A5_SLICE;1;X47/Y3/V01S0100;X47/Y3/0_0_Q4->0_0_V01S0100;1;X47/Y3/D2;X47/Y3/0_0_V01S0100->0_0_D2;1;X47/Y3/C2_SLICE;X47/Y3/0_0_D2->0_0_C2_SLICE;1;X47/Y3/V01S0000;X47/Y3/0_0_Q4->0_0_V01S0000;1;X47/Y4/B5;X47/Y4/0_-1_V01S0000->0_0_B5;1;X47/Y4/A5_SLICE;X47/Y4/0_0_B5->0_0_A5_SLICE;1;X47/Y3/V00B0000;X47/Y3/0_0_Q4->0_0_V00B0000;1;X47/Y3/B6;X47/Y3/0_0_V00B0000->0_0_B6;1;X47/Y3/C6_SLICE;X47/Y3/0_0_B6->0_0_C6_SLICE;1;X47/Y3/H01W0000;X47/Y3/0_0_Q4->0_0_H01W0000;1;X45/Y3/H02W0001;X46/Y3/1_0_H01W0000->-1_0_H02W0001;1;X45/Y3/H00L0000;X45/Y3/0_0_H02W0001->0_0_H00L0000;1;X45/Y3/B3;X45/Y3/0_0_H00L0000->0_0_B3;1;X45/Y3/A3_SLICE;X45/Y3/0_0_B3->0_0_A3_SLICE;1;X47/Y3/Q4_SLICE;;1;X47/Y3/Q4;X47/Y3/0_0_Q4_SLICE->0_0_Q4;1;X48/Y3/H02E0601;X47/Y3/0_0_Q4->1_0_H02E0601;1;X50/Y3/H02E0601;X49/Y3/-1_0_H02E0601->1_0_H02E0601;1;X50/Y3/C1;X50/Y3/0_0_H02E0601->0_0_C1;1;X50/Y3/B1_SLICE;X50/Y3/0_0_C1->0_0_B1_SLICE;1",
            "onehot": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_2_D_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3949 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/FCOA_SLICE;;1;X34/Y5/FCIB_SLICE;X34/Y5/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[3]": {
          "hide_name": 0,
          "bits": [ 2822 ] ,
          "attributes": {
            "ROUTING": "X49/Y5/F5A_SLICE;;1;X49/Y5/F0;X49/Y5/0_0_F5A_SLICE->0_0_F0;1;X49/Y4/V02N0001;X49/Y5/0_0_F0->0_-1_V02N0001;1;X49/Y3/H00L0000;X49/Y3/0_1_V02N0001->0_0_H00L0000;1;X49/Y3/M7;X49/Y3/0_0_H00L0000->0_0_M7;1;X49/Y3/M7_SLICE;X49/Y3/0_0_M7->0_0_M7_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_D[1]": {
          "hide_name": 0,
          "bits": [ 4155 ] ,
          "attributes": {
            "ROUTING": "X35/Y2/F4_SLICE;;1;X35/Y2/F4;X35/Y2/0_0_F4_SLICE->0_0_F4;1;X35/Y2/C2;X35/Y2/0_0_F4->0_0_C2;1;X35/Y2/C2_SLICE;X35/Y2/0_0_C2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[1]": {
          "hide_name": 0,
          "bits": [ 2816 ] ,
          "attributes": {
            "ROUTING": "X48/Y2/F5A_SLICE;;1;X48/Y2/F0;X48/Y2/0_0_F5A_SLICE->0_0_F0;1;X48/Y3/V02S0201;X48/Y2/0_0_F0->0_1_V02S0201;1;X48/Y3/H00L0000;X48/Y3/0_0_V02S0201->0_0_H00L0000;1;X48/Y3/M5;X48/Y3/0_0_H00L0000->0_0_M5;1;X48/Y3/M5_SLICE;X48/Y3/0_0_M5->0_0_M5_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_3_BLUT": {
          "hide_name": 0,
          "bits": [ 2815 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_3_ALUT": {
          "hide_name": 0,
          "bits": [ 2814 ] ,
          "attributes": {
            "ROUTING": "X48/Y2/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "uart_tx_start_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 4324 ] ,
          "attributes": {
            "ROUTING": "X39/Y5/F0_SLICE;;1;X39/Y5/F0;X39/Y5/0_0_F0_SLICE->0_0_F0;1;X39/Y5/DI0;X39/Y5/0_0_F0->0_0_DI0;1;X39/Y5/DI0_SLICE;X39/Y5/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[0]": {
          "hide_name": 0,
          "bits": [ 2808 ] ,
          "attributes": {
            "ROUTING": "X47/Y3/F5A_SLICE;;1;X47/Y3/F0;X47/Y3/0_0_F5A_SLICE->0_0_F0;1;X48/Y3/H02E0201;X47/Y3/0_0_F0->1_0_H02E0201;1;X48/Y3/V00T0000;X48/Y3/0_0_H02E0201->0_0_V00T0000;1;X48/Y3/M6;X48/Y3/0_0_V00T0000->0_0_M6;1;X48/Y3/M6_SLICE;X48/Y3/0_0_M6->0_0_M6_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 2807 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 2806 ] ,
          "attributes": {
            "ROUTING": "X47/Y3/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[2]": {
          "hide_name": 0,
          "bits": [ 2804 ] ,
          "attributes": {
            "ROUTING": "X49/Y5/F5B_SLICE;;1;X49/Y5/F2;X49/Y5/0_0_F5B_SLICE->0_0_F2;1;X49/Y4/V02N0201;X49/Y5/0_0_F2->0_-1_V02N0201;1;X49/Y4/H00L0000;X49/Y4/0_0_V02N0201->0_0_H00L0000;1;X49/Y4/M7;X49/Y4/0_0_H00L0000->0_0_M7;1;X49/Y4/M7_SLICE;X49/Y4/0_0_M7->0_0_M7_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[4]": {
          "hide_name": 0,
          "bits": [ 2802 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/F5C_SLICE;;1;X48/Y3/F4;X48/Y3/0_0_F5C_SLICE->0_0_F4;1;X48/Y4/V02S0601;X48/Y3/0_0_F4->0_1_V02S0601;1;X48/Y4/H00R0000;X48/Y4/0_0_V02S0601->0_0_H00R0000;1;X48/Y4/M7;X48/Y4/0_0_H00R0000->0_0_M7;1;X48/Y4/M7_SLICE;X48/Y4/0_0_M7->0_0_M7_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D[2]": {
          "hide_name": 0,
          "bits": [ 4151 ] ,
          "attributes": {
            "ROUTING": "X35/Y2/F0_SLICE;;1;X35/Y2/F0;X35/Y2/0_0_F0_SLICE->0_0_F0;1;X35/Y2/D1;X35/Y2/0_0_F0->0_0_D1;1;X35/Y2/D1_SLICE;X35/Y2/0_0_D1->0_0_D1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D[1]": {
          "hide_name": 0,
          "bits": [ 4150 ] ,
          "attributes": {
            "ROUTING": "X35/Y2/F5_SLICE;;1;X35/Y2/F5;X35/Y2/0_0_F5_SLICE->0_0_F5;1;X35/Y2/A1;X35/Y2/0_0_F5->0_0_A1;1;X35/Y2/C1_SLICE;X35/Y2/0_0_A1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 2796 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[7]": {
          "hide_name": 0,
          "bits": [ 3940 ] ,
          "attributes": {
            "ROUTING": "X35/Y4/V01S0100;X35/Y4/0_0_Q0->0_0_V01S0100;1;X34/Y5/H02W0101;X35/Y5/0_-1_V01S0100->-1_0_H02W0101;1;X34/Y5/B1;X34/Y5/0_0_H02W0101->0_0_B1;1;X34/Y5/A1_SLICE;X34/Y5/0_0_B1->0_0_A1_SLICE;1;X35/Y4/Q0;X35/Y4/0_0_Q0_SLICE->0_0_Q0;1;X35/Y4/H01W0000;X35/Y4/0_0_Q0->0_0_H01W0000;1;X34/Y4/A6;X34/Y4/1_0_H01W0000->0_0_A6;1;X34/Y4/A6_SLICE;X34/Y4/0_0_A6->0_0_A6_SLICE;1;X35/Y4/Q0_SLICE;;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[6]": {
          "hide_name": 0,
          "bits": [ 3939 ] ,
          "attributes": {
            "ROUTING": "X35/Y4/H01E0101;X34/Y4/0_0_Q2->1_0_H01E0101;1;X34/Y4/C6;X34/Y4/1_0_H01E0101->0_0_C6;1;X34/Y4/B6_SLICE;X34/Y4/0_0_C6->0_0_B6_SLICE;1;X34/Y4/Q2_SLICE;;1;X34/Y4/Q2;X34/Y4/0_0_Q2_SLICE->0_0_Q2;1;X34/Y5/V02S0001;X34/Y4/0_0_Q2->0_1_V02S0001;1;X34/Y5/V00B0000;X34/Y5/0_0_V02S0001->0_0_V00B0000;1;X34/Y5/B0;X34/Y5/0_0_V00B0000->0_0_B0;1;X34/Y5/A0_SLICE;X34/Y5/0_0_B0->0_0_A0_SLICE;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3548 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3547 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.rx_gen.rxuart.bit_timer[15]": {
          "hide_name": 0,
          "bits": [ 2787 ] ,
          "attributes": {
            "ROUTING": "X50/Y2/V01S0100;X50/Y2/0_0_Q2->0_0_V01S0100;1;X50/Y4/V02S0701;X50/Y3/0_-1_V01S0100->0_1_V02S0701;1;X50/Y4/A1;X50/Y4/0_0_V02S0701->0_0_A1;1;X50/Y4/A1_SLICE;X50/Y4/0_0_A1->0_0_A1_SLICE;1;X50/Y2/Q2_SLICE;;1;X50/Y2/Q2;X50/Y2/0_0_Q2_SLICE->0_0_Q2;1;X50/Y2/H01W0000;X50/Y2/0_0_Q2->0_0_H01W0000;1;X50/Y2/D4;X50/Y2/0_0_H01W0000->0_0_D4;1;X50/Y2/C4_SLICE;X50/Y2/0_0_D4->0_0_C4_SLICE;1",
            "src": "rx_uart.v:21.16-21.25",
            "hdlname": "myuart rx_gen.rxuart bit_timer"
          }
        },
        "myuart.rx_gen.rxuart.bit_timer[14]": {
          "hide_name": 0,
          "bits": [ 2786 ] ,
          "attributes": {
            "ROUTING": "X50/Y3/V02S0001;X50/Y2/0_0_Q0->0_1_V02S0001;1;X50/Y4/V00B0000;X50/Y4/0_-1_V02S0001->0_0_V00B0000;1;X50/Y4/B0;X50/Y4/0_0_V00B0000->0_0_B0;1;X50/Y4/A0_SLICE;X50/Y4/0_0_B0->0_0_A0_SLICE;1;X50/Y2/Q0_SLICE;;1;X50/Y2/Q0;X50/Y2/0_0_Q0_SLICE->0_0_Q0;1;X50/Y2/V00T0000;X50/Y2/0_0_Q0->0_0_V00T0000;1;X50/Y2/C4;X50/Y2/0_0_V00T0000->0_0_C4;1;X50/Y2/D4_SLICE;X50/Y2/0_0_C4->0_0_D4_SLICE;1",
            "src": "rx_uart.v:21.16-21.25",
            "hdlname": "myuart rx_gen.rxuart bit_timer"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[14]": {
          "hide_name": 0,
          "bits": [ 2784 ] ,
          "attributes": {
            "ROUTING": "X50/Y2/F0_SLICE;;1;X50/Y2/F0;X50/Y2/0_0_F0_SLICE->0_0_F0;1;X50/Y2/DI0;X50/Y2/0_0_F0->0_0_DI0;1;X50/Y2/DI0_SLICE;X50/Y2/0_0_DI0->0_0_DI0_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_6_C[2]": {
          "hide_name": 0,
          "bits": [ 2783 ] ,
          "attributes": {
            "ROUTING": "X50/Y4/F0_SLICE;;1;X50/Y4/F0;X50/Y4/0_0_F0_SLICE->0_0_F0;1;X50/Y3/V02N0001;X50/Y4/0_0_F0->0_-1_V02N0001;1;X50/Y2/D0;X50/Y2/0_1_V02N0001->0_0_D0;1;X50/Y2/C0_SLICE;X50/Y2/0_0_D0->0_0_C0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[13]": {
          "hide_name": 0,
          "bits": [ 2781 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/F2_SLICE;;1;X48/Y3/F2;X48/Y3/0_0_F2_SLICE->0_0_F2;1;X48/Y3/DI2;X48/Y3/0_0_F2->0_0_DI2;1;X48/Y3/DI2_SLICE;X48/Y3/0_0_DI2->0_0_DI2_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[12]": {
          "hide_name": 0,
          "bits": [ 2779 ] ,
          "attributes": {
            "ROUTING": "X49/Y3/F2_SLICE;;1;X49/Y3/F2;X49/Y3/0_0_F2_SLICE->0_0_F2;1;X49/Y3/DI2;X49/Y3/0_0_F2->0_0_DI2;1;X49/Y3/DI2_SLICE;X49/Y3/0_0_DI2->0_0_DI2_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[11]": {
          "hide_name": 0,
          "bits": [ 2777 ] ,
          "attributes": {
            "ROUTING": "X49/Y3/F0_SLICE;;1;X49/Y3/F0;X49/Y3/0_0_F0_SLICE->0_0_F0;1;X49/Y3/DI0;X49/Y3/0_0_F0->0_0_DI0;1;X49/Y3/DI0_SLICE;X49/Y3/0_0_DI0->0_0_DI0_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[10]": {
          "hide_name": 0,
          "bits": [ 2775 ] ,
          "attributes": {
            "ROUTING": "X50/Y2/F1_SLICE;;1;X50/Y2/F1;X50/Y2/0_0_F1_SLICE->0_0_F1;1;X50/Y2/DI1;X50/Y2/0_0_F1->0_0_DI1;1;X50/Y2/DI1_SLICE;X50/Y2/0_0_DI1->0_0_DI1_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[7]": {
          "hide_name": 0,
          "bits": [ 2773 ] ,
          "attributes": {
            "ROUTING": "X49/Y3/F1_SLICE;;1;X49/Y3/F1;X49/Y3/0_0_F1_SLICE->0_0_F1;1;X49/Y3/DI1;X49/Y3/0_0_F1->0_0_DI1;1;X49/Y3/DI1_SLICE;X49/Y3/0_0_DI1->0_0_DI1_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[7]": {
          "hide_name": 0,
          "bits": [ 3937 ] ,
          "attributes": {
            "ROUTING": "X35/Y4/F0_SLICE;;1;X35/Y4/F0;X35/Y4/0_0_F0_SLICE->0_0_F0;1;X35/Y4/DI0;X35/Y4/0_0_F0->0_0_DI0;1;X35/Y4/DI0_SLICE;X35/Y4/0_0_DI0->0_0_DI0_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_2_D[2]": {
          "hide_name": 0,
          "bits": [ 3936 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/F1_SLICE;;1;X34/Y5/F1;X34/Y5/0_0_F1_SLICE->0_0_F1;1;X35/Y5/H01E0101;X34/Y5/0_0_F1->1_0_H01E0101;1;X35/Y4/V02N0301;X35/Y5/0_0_H01E0101->0_-1_V02N0301;1;X35/Y4/B0;X35/Y4/0_0_V02N0301->0_0_B0;1;X35/Y4/D0_SLICE;X35/Y4/0_0_B0->0_0_D0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[15]": {
          "hide_name": 0,
          "bits": [ 2767 ] ,
          "attributes": {
            "ROUTING": "X50/Y2/F2_SLICE;;1;X50/Y2/F2;X50/Y2/0_0_F2_SLICE->0_0_F2;1;X50/Y2/DI2;X50/Y2/0_0_F2->0_0_DI2;1;X50/Y2/DI2_SLICE;X50/Y2/0_0_DI2->0_0_DI2_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_C[2]": {
          "hide_name": 0,
          "bits": [ 2766 ] ,
          "attributes": {
            "ROUTING": "X50/Y4/F1_SLICE;;1;X50/Y4/F1;X50/Y4/0_0_F1_SLICE->0_0_F1;1;X50/Y3/V02N0101;X50/Y4/0_0_F1->0_-1_V02N0101;1;X50/Y2/B2;X50/Y2/0_1_V02N0101->0_0_B2;1;X50/Y2/C2_SLICE;X50/Y2/0_0_B2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[6]": {
          "hide_name": 0,
          "bits": [ 2764 ] ,
          "attributes": {
            "ROUTING": "X50/Y5/F5A_SLICE;;1;X50/Y5/F0;X50/Y5/0_0_F5A_SLICE->0_0_F0;1;X50/Y4/V02N0201;X50/Y5/0_0_F0->0_-1_V02N0201;1;X50/Y4/H00L0000;X50/Y4/0_0_V02N0201->0_0_H00L0000;1;X50/Y4/M7;X50/Y4/0_0_H00L0000->0_0_M7;1;X50/Y4/M7_SLICE;X50/Y4/0_0_M7->0_0_M7_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1[4]": {
          "hide_name": 0,
          "bits": [ 2752 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/M4;X48/Y3/1_0_H01E0101->0_0_M4;1;X48/Y3/M4_SLICE;X48/Y3/0_0_M4->0_0_M4_SLICE;1;X45/Y3/H06W0003;X48/Y3/0_0_F0->-3_0_H06W0003;1;X45/Y2/V02N0301;X45/Y3/0_0_H06W0003->0_-1_V02N0301;1;X45/Y2/A5;X45/Y2/0_0_V02N0301->0_0_A5;1;X45/Y2/C5_SLICE;X45/Y2/0_0_A5->0_0_C5_SLICE;1;X48/Y2/V02N0001;X48/Y3/0_0_F0->0_-1_V02N0001;1;X48/Y2/V00B0000;X48/Y2/0_0_V02N0001->0_0_V00B0000;1;X48/Y2/M0;X48/Y2/0_0_V00B0000->0_0_M0;1;X48/Y2/M0_SLICE;X48/Y2/0_0_M0->0_0_M0_SLICE;1;X47/Y4/M2;X47/Y4/0_0_V00B0000->0_0_M2;1;X47/Y4/M2_SLICE;X47/Y4/0_0_M2->0_0_M2_SLICE;1;X47/Y4/V00B0000;X47/Y4/0_0_H02W0401->0_0_V00B0000;1;X47/Y4/M0;X47/Y4/0_0_V00B0000->0_0_M0;1;X47/Y4/M0_SLICE;X47/Y4/0_0_M0->0_0_M0_SLICE;1;X47/Y4/H02W0201;X48/Y4/0_-1_V01S0000->-1_0_H02W0201;1;X46/Y4/D7;X46/Y4/1_0_H02W0201->0_0_D7;1;X46/Y4/D7_SLICE;X46/Y4/0_0_D7->0_0_D7_SLICE;1;X49/Y5/V00T0100;X49/Y5/0_-1_V02S0701->0_0_V00T0100;1;X49/Y5/M0;X49/Y5/0_0_V00T0100->0_0_M0;1;X47/Y3/M0_SLICE;X47/Y3/0_0_M0->0_0_M0_SLICE;1;X49/Y5/M2;X49/Y5/0_0_V00T0100->0_0_M2;1;X49/Y5/M0_SLICE;X49/Y5/0_0_M0->0_0_M0_SLICE;1;X48/Y2/V01N0001;X48/Y3/0_0_F0->0_-1_V01N0001;1;X47/Y2/H02W0001;X48/Y2/0_0_V01N0001->-1_0_H02W0001;1;X46/Y2/M1;X46/Y2/1_0_H02W0001->0_0_M1;1;X46/Y2/M1_SLICE;X46/Y2/0_0_M1->0_0_M1_SLICE;1;X48/Y3/V01S0000;X48/Y3/0_0_F0->0_0_V01S0000;1;X46/Y3/M4;X46/Y3/0_0_V00T0000->0_0_M4;1;X46/Y3/V00T0000;X46/Y3/1_0_H02W0201->0_0_V00T0000;1;X46/Y3/M4_SLICE;X46/Y3/0_0_M4->0_0_M4_SLICE;1;X49/Y4/V02S0701;X49/Y3/0_0_H01E0101->0_1_V02S0701;1;X47/Y3/M0;X47/Y3/0_0_V00T0000->0_0_M0;1;X45/Y3/M2;X45/Y3/1_0_H02W0601->0_0_M2;1;X45/Y3/M2_SLICE;X45/Y3/0_0_M2->0_0_M2_SLICE;1;X45/Y3/M0;X45/Y3/1_0_H02W0601->0_0_M0;1;X45/Y3/M0_SLICE;X45/Y3/0_0_M0->0_0_M0_SLICE;1;X50/Y3/M1;X50/Y3/-1_0_H02E0001->0_0_M1;1;X49/Y3/H01E0101;X48/Y3/0_0_F0->1_0_H01E0101;1;X47/Y3/V00T0000;X47/Y3/0_0_H02W0201->0_0_V00T0000;1;X50/Y3/M1_SLICE;X50/Y3/0_0_M1->0_0_M1_SLICE;1;X49/Y5/M2_SLICE;X49/Y5/0_0_M2->0_0_M2_SLICE;1;X46/Y3/H02W0401;X47/Y3/1_0_H01W0000->-1_0_H02W0401;1;X45/Y3/M4;X45/Y3/1_0_H02W0401->0_0_M4;1;X45/Y3/M4_SLICE;X45/Y3/0_0_M4->0_0_M4_SLICE;1;X49/Y3/H02E0001;X48/Y3/0_0_F0->1_0_H02E0001;1;X50/Y4/V02S0001;X50/Y3/-1_0_H02E0001->0_1_V02S0001;1;X50/Y5/V00B0000;X50/Y5/0_-1_V02S0001->0_0_V00B0000;1;X50/Y5/M0;X50/Y5/0_0_V00B0000->0_0_M0;1;X50/Y5/M0_SLICE;X50/Y5/0_0_M0->0_0_M0_SLICE;1;X47/Y3/H02W0201;X48/Y3/0_0_F0->-1_0_H02W0201;1;X45/Y3/H02W0301;X46/Y3/1_0_H02W0201->-1_0_H02W0301;1;X44/Y3/V00T0100;X44/Y3/1_0_H02W0301->0_0_V00T0100;1;X44/Y3/M0;X44/Y3/0_0_V00T0100->0_0_M0;1;X44/Y3/M0_SLICE;X44/Y3/0_0_M0->0_0_M0_SLICE;1;X48/Y3/F5A_SLICE;;1;X48/Y3/F0;X48/Y3/0_0_F5A_SLICE->0_0_F0;1;X48/Y3/H01W0000;X48/Y3/0_0_F0->0_0_H01W0000;1;X46/Y3/H02W0601;X47/Y3/1_0_H01W0000->-1_0_H02W0601;1;X47/Y4/M4;X47/Y4/0_0_H02W0401->0_0_M4;1;X47/Y4/H02W0401;X48/Y4/0_-1_V01S0000->-1_0_H02W0401;1;X47/Y4/M4_SLICE;X47/Y4/0_0_M4->0_0_M4_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2749 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "uart_tx_start_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 4323 ] ,
          "attributes": {
            "ROUTING": "X40/Y5/F3_SLICE;;1;X40/Y5/F3;X40/Y5/0_0_F3_SLICE->0_0_F3;1;X39/Y5/H02W0101;X40/Y5/0_0_F3->-1_0_H02W0101;1;X39/Y5/CE0;X39/Y5/0_0_H02W0101->0_0_CE0;1;X39/Y5/CE0_SLICE;X39/Y5/0_0_CE0->0_0_CE0_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2745 ] ,
          "attributes": {
            "ROUTING": "X50/Y5/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[9]": {
          "hide_name": 0,
          "bits": [ 2743 ] ,
          "attributes": {
            "ROUTING": "X49/Y3/F4_SLICE;;1;X49/Y3/F4;X49/Y3/0_0_F4_SLICE->0_0_F4;1;X49/Y3/DI4;X49/Y3/0_0_F4->0_0_DI4;1;X49/Y3/DI4_SLICE;X49/Y3/0_0_DI4->0_0_DI4_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[8]": {
          "hide_name": 0,
          "bits": [ 2741 ] ,
          "attributes": {
            "ROUTING": "X49/Y3/F3_SLICE;;1;X49/Y3/F3;X49/Y3/0_0_F3_SLICE->0_0_F3;1;X49/Y3/DI3;X49/Y3/0_0_F3->0_0_DI3;1;X49/Y3/DI3_SLICE;X49/Y3/0_0_DI3->0_0_DI3_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0[3]": {
          "hide_name": 0,
          "bits": [ 4146 ] ,
          "attributes": {
            "ROUTING": "X35/Y2/F1_SLICE;;1;X35/Y2/F1;X35/Y2/0_0_F1_SLICE->0_0_F1;1;X35/Y2/V01S0100;X35/Y2/0_0_F1->0_0_V01S0100;1;X34/Y3/H02W0501;X35/Y3/0_-1_V01S0100->-1_0_H02W0501;1;X34/Y3/A0;X34/Y3/0_0_H02W0501->0_0_A0;1;X34/Y3/D0_SLICE;X34/Y3/0_0_A0->0_0_D0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_read_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 4270 ] ,
          "attributes": {
            "ROUTING": "X43/Y5/F0_SLICE;;1;X43/Y5/F0;X43/Y5/0_0_F0_SLICE->0_0_F0;1;X43/Y5/DI0;X43/Y5/0_0_F0->0_0_DI0;1;X43/Y5/DI0_SLICE;X43/Y5/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_5_C[2]": {
          "hide_name": 0,
          "bits": [ 2735 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/F7_SLICE;;1;X49/Y4/F7;X49/Y4/0_0_F7_SLICE->0_0_F7;1;X49/Y4/H01W0100;X49/Y4/0_0_F7->0_0_H01W0100;1;X48/Y3/V02N0501;X48/Y4/1_0_H01W0100->0_-1_V02N0501;1;X48/Y3/A2;X48/Y3/0_0_V02N0501->0_0_A2;1;X48/Y3/C2_SLICE;X48/Y3/0_0_A2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_4_C[2]": {
          "hide_name": 0,
          "bits": [ 2734 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/F6_SLICE;;1;X49/Y4/F6;X49/Y4/0_0_F6_SLICE->0_0_F6;1;X49/Y3/V02N0401;X49/Y4/0_0_F6->0_-1_V02N0401;1;X49/Y3/C2;X49/Y3/0_0_V02N0401->0_0_C2;1;X49/Y3/C2_SLICE;X49/Y3/0_0_C2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_1_D_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3928 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/FCO_SLICE;;1;X33/Y5/FCO;X33/Y5/0_0_FCO_SLICE->0_0_FCO;1;X34/Y5/HFIE0000;X33/Y5/0_0_FCO->1_0_HFIE0000;1;X34/Y5/FCI;X34/Y5/0_0_HFIE0000->0_0_FCI;1;X34/Y5/FCI_SLICE;X34/Y5/0_0_FCI->0_0_FCI_SLICE;1",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_rx_read_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 4269 ] ,
          "attributes": {
            "ROUTING": "X43/Y5/F5_SLICE;;1;X43/Y5/F5;X43/Y5/0_0_F5_SLICE->0_0_F5;1;X43/Y5/H00R0100;X43/Y5/0_0_F5->0_0_H00R0100;1;X43/Y5/CE0;X43/Y5/0_0_H00R0100->0_0_CE0;1;X43/Y5/CE0_SLICE;X43/Y5/0_0_CE0->0_0_CE0_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 2729 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/FCO_SLICE;;1;X49/Y4/FCO;X49/Y4/0_0_FCO_SLICE->0_0_FCO;1;X50/Y4/HFIE0000;X49/Y4/0_0_FCO->1_0_HFIE0000;1;X50/Y4/FCI;X50/Y4/0_0_HFIE0000->0_0_FCI;1;X50/Y4/FCI_SLICE;X50/Y4/0_0_FCI->0_0_FCI_SLICE;1",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_1_S0": {
          "hide_name": 0,
          "bits": [ 3531 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_C0[4]": {
          "hide_name": 0,
          "bits": [ 4139 ] ,
          "attributes": {
            "ROUTING": "X35/Y2/F2_SLICE;;1;X35/Y2/F2;X35/Y2/0_0_F2_SLICE->0_0_F2;1;X35/Y2/H01W0100;X35/Y2/0_0_F2->0_0_H01W0100;1;X34/Y3/V02S0301;X34/Y2/1_0_H01W0100->0_1_V02S0301;1;X34/Y3/V00B0100;X34/Y3/0_0_V02S0301->0_0_V00B0100;1;X34/Y3/M0;X34/Y3/0_0_V00B0100->0_0_M0;1;X34/Y3/M0_SLICE;X34/Y3/0_0_M0->0_0_M0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 4138 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_S0_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3526 ] ,
          "attributes": {
            "ROUTING": "X38/Y6/FCOB_SLICE;;1;X38/Y6/FCIC_SLICE;X38/Y6/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "uart.v:74.40-74.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_SD[0]": {
          "hide_name": 0,
          "bits": [ 2720 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/V01S0100;X48/Y3/0_0_Q2->0_0_V01S0100;1;X49/Y4/H02E0101;X48/Y4/0_-1_V01S0100->1_0_H02E0101;1;X49/Y4/B7;X49/Y4/0_0_H02E0101->0_0_B7;1;X49/Y4/A7_SLICE;X49/Y4/0_0_B7->0_0_A7_SLICE;1;X48/Y3/Q2_SLICE;;1;X48/Y3/Q2;X48/Y3/0_0_Q2_SLICE->0_0_Q2;1;X49/Y3/H01E0001;X48/Y3/0_0_Q2->1_0_H01E0001;1;X49/Y2/V02N0601;X49/Y3/0_0_H01E0001->0_-1_V02N0601;1;X49/Y2/C2;X49/Y2/0_0_V02N0601->0_0_C2;1;X49/Y2/A2_SLICE;X49/Y2/0_0_C2->0_0_A2_SLICE;1",
            "hdlname": "myuart rx_gen.rxuart bit_timer",
            "src": "rx_uart.v:21.16-21.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_SD[1]": {
          "hide_name": 0,
          "bits": [ 2718 ] ,
          "attributes": {
            "ROUTING": "X49/Y3/V01S0100;X49/Y3/0_0_Q2->0_0_V01S0100;1;X49/Y4/A6;X49/Y4/0_-1_V01S0100->0_0_A6;1;X49/Y4/A6_SLICE;X49/Y4/0_0_A6->0_0_A6_SLICE;1;X49/Y3/Q2_SLICE;;1;X49/Y3/Q2;X49/Y3/0_0_Q2_SLICE->0_0_Q2;1;X49/Y2/V01N0101;X49/Y3/0_0_Q2->0_-1_V01N0101;1;X49/Y2/A2;X49/Y2/0_0_V01N0101->0_0_A2;1;X49/Y2/B2_SLICE;X49/Y2/0_0_A2->0_0_B2_SLICE;1",
            "hdlname": "myuart rx_gen.rxuart bit_timer",
            "src": "rx_uart.v:21.16-21.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1[2]": {
          "hide_name": 0,
          "bits": [ 2715 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/F5_SLICE;;1;X49/Y4/F5;X49/Y4/0_0_F5_SLICE->0_0_F5;1;X49/Y3/V01N0101;X49/Y4/0_0_F5->0_-1_V01N0101;1;X49/Y3/A0;X49/Y3/0_0_V01N0101->0_0_A0;1;X49/Y3/C0_SLICE;X49/Y3/0_0_A0->0_0_C0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0[2]": {
          "hide_name": 0,
          "bits": [ 2714 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/F4_SLICE;;1;X49/Y4/F4;X49/Y4/0_0_F4_SLICE->0_0_F4;1;X50/Y4/H01E0101;X49/Y4/0_0_F4->1_0_H01E0101;1;X50/Y3/V02N0301;X50/Y4/0_0_H01E0101->0_-1_V02N0301;1;X50/Y2/B1;X50/Y2/0_1_V02N0301->0_0_B1;1;X50/Y2/C1_SLICE;X50/Y2/0_0_B1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 4137 ] ,
          "attributes": {
            "ROUTING": "X34/Y3/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[5]": {
          "hide_name": 0,
          "bits": [ 3919 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/V02S0001;X33/Y4/0_0_Q0->0_1_V02S0001;1;X33/Y5/H00L0000;X33/Y5/0_0_V02S0001->0_0_H00L0000;1;X33/Y5/A7;X33/Y5/0_0_H00L0000->0_0_A7;1;X33/Y5/A7_SLICE;X33/Y5/0_0_A7->0_0_A7_SLICE;1;X33/Y4/Q0_SLICE;;1;X33/Y4/Q0;X33/Y4/0_0_Q0_SLICE->0_0_Q0;1;X34/Y4/H02E0201;X33/Y4/0_0_Q0->1_0_H02E0201;1;X34/Y4/D6;X34/Y4/0_0_H02E0201->0_0_D6;1;X34/Y4/C6_SLICE;X34/Y4/0_0_D6->0_0_C6_SLICE;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 2709 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/FCOC_SLICE;;1;X49/Y4/FCID_SLICE;X49/Y4/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[4]": {
          "hide_name": 0,
          "bits": [ 3918 ] ,
          "attributes": {
            "ROUTING": "X33/Y3/V01S0100;X33/Y3/0_0_Q3->0_0_V01S0100;1;X34/Y4/H02E0101;X33/Y4/0_-1_V01S0100->1_0_H02E0101;1;X34/Y4/B6;X34/Y4/0_0_H02E0101->0_0_B6;1;X34/Y4/D6_SLICE;X34/Y4/0_0_B6->0_0_D6_SLICE;1;X33/Y3/Q3;X33/Y3/0_0_Q3_SLICE->0_0_Q3;1;X33/Y5/A6;X33/Y5/0_-1_V02S0301->0_0_A6;1;X33/Y5/A6_SLICE;X33/Y5/0_0_A6->0_0_A6_SLICE;1;X33/Y4/V02S0301;X33/Y3/0_0_Q3->0_1_V02S0301;1;X33/Y3/Q3_SLICE;;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[5]": {
          "hide_name": 0,
          "bits": [ 3916 ] ,
          "attributes": {
            "ROUTING": "X33/Y4/F0_SLICE;;1;X33/Y4/F0;X33/Y4/0_0_F0_SLICE->0_0_F0;1;X33/Y4/DI0;X33/Y4/0_0_F0->0_0_DI0;1;X33/Y4/DI0_SLICE;X33/Y4/0_0_DI0->0_0_DI0_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_1_D[2]": {
          "hide_name": 0,
          "bits": [ 3915 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/F7_SLICE;;1;X33/Y5/F7;X33/Y5/0_0_F7_SLICE->0_0_F7;1;X33/Y5/V01S0000;X33/Y5/0_0_F7->0_0_V01S0000;1;X33/Y5/V02N0001;X33/Y6/0_-1_V01S0000->0_-1_V02N0001;1;X33/Y4/D0;X33/Y4/0_1_V02N0001->0_0_D0;1;X33/Y4/D0_SLICE;X33/Y4/0_0_D0->0_0_D0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx$TRELLIS_IO_OUT": {
          "hide_name": 0,
          "bits": [ 4352 ] ,
          "attributes": {
            "ROUTING": "X34/Y3/Q5_SLICE;;1;X34/Y3/Q5;X34/Y3/0_0_Q5_SLICE->0_0_Q5;1;X37/Y3/H06E0303;X34/Y3/0_0_Q5->3_0_H06E0303;1;X43/Y3/H06E0303;X40/Y3/-3_0_H06E0303->3_0_H06E0303;1;X46/Y2/V02N0501;X46/Y3/-3_0_H06E0303->0_-1_V02N0501;1;X47/Y1/H02E0501;X46/Y1/0_1_V02N0501->1_0_H02E0501;1;X47/Y1/JA0;X47/Y1/0_0_H02E0501->0_0_JA0;1;X47/Y0/JPADDOA;X47/Y0/0_1_JA0->0_0_JPADDOA;1;X47/Y0/PADDOA_PIO;X47/Y0/0_0_JPADDOA->0_0_PADDOA_PIO;1",
            "src": "echo.v:6.9-6.11",
            "hdlname": "myuart uart_tx_pin"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_SD[2]": {
          "hide_name": 0,
          "bits": [ 2700 ] ,
          "attributes": {
            "ROUTING": "X49/Y3/V01S0000;X49/Y3/0_0_Q0->0_0_V01S0000;1;X49/Y4/B5;X49/Y4/0_-1_V01S0000->0_0_B5;1;X49/Y4/A5_SLICE;X49/Y4/0_0_B5->0_0_A5_SLICE;1;X49/Y3/Q0_SLICE;;1;X49/Y3/Q0;X49/Y3/0_0_Q0_SLICE->0_0_Q0;1;X49/Y2/V02N0001;X49/Y3/0_0_Q0->0_-1_V02N0001;1;X49/Y2/D2;X49/Y2/0_0_V02N0001->0_0_D2;1;X49/Y2/C2_SLICE;X49/Y2/0_0_D2->0_0_C2_SLICE;1",
            "hdlname": "myuart rx_gen.rxuart bit_timer",
            "src": "rx_uart.v:21.16-21.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_SD[3]": {
          "hide_name": 0,
          "bits": [ 2698 ] ,
          "attributes": {
            "ROUTING": "X50/Y2/H01W0100;X50/Y2/0_0_Q1->0_0_H01W0100;1;X49/Y2/B2;X49/Y2/1_0_H01W0100->0_0_B2;1;X49/Y2/D2_SLICE;X49/Y2/0_0_B2->0_0_D2_SLICE;1;X49/Y4/A4_SLICE;X49/Y4/0_0_B4->0_0_A4_SLICE;1;X50/Y2/Q1_SLICE;;1;X50/Y2/Q1;X50/Y2/0_0_Q1_SLICE->0_0_Q1;1;X50/Y3/V02S0301;X50/Y2/0_0_Q1->0_1_V02S0301;1;X49/Y4/H02W0301;X50/Y4/0_-1_V02S0301->-1_0_H02W0301;1;X49/Y4/B4;X49/Y4/0_0_H02W0301->0_0_B4;1",
            "hdlname": "myuart rx_gen.rxuart bit_timer",
            "src": "rx_uart.v:21.16-21.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_S1[2]": {
          "hide_name": 0,
          "bits": [ 2695 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/F3_SLICE;;1;X49/Y4/F3;X49/Y4/0_0_F3_SLICE->0_0_F3;1;X49/Y3/V02N0101;X49/Y4/0_0_F3->0_-1_V02N0101;1;X49/Y3/A4;X49/Y3/0_0_V02N0101->0_0_A4;1;X49/Y3/C4_SLICE;X49/Y3/0_0_A4->0_0_C4_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_S0[1]": {
          "hide_name": 0,
          "bits": [ 2694 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/F2_SLICE;;1;X49/Y4/F2;X49/Y4/0_0_F2_SLICE->0_0_F2;1;X49/Y3/V02N0001;X49/Y4/0_0_F2->0_-1_V02N0001;1;X49/Y3/D3;X49/Y3/0_0_V02N0001->0_0_D3;1;X49/Y3/D3_SLICE;X49/Y3/0_0_D3->0_0_D3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_CIN": {
          "hide_name": 0,
          "bits": [ 3512 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/FCOB_SLICE;;1;X37/Y5/FCIC_SLICE;X37/Y5/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "uart.v:65.40-65.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[8]": {
          "hide_name": 0,
          "bits": [ 3911 ] ,
          "attributes": {
            "ROUTING": "X34/Y4/F0_SLICE;;1;X34/Y4/F0;X34/Y4/0_0_F0_SLICE->0_0_F0;1;X34/Y4/DI0;X34/Y4/0_0_F0->0_0_DI0;1;X34/Y4/DI0_SLICE;X34/Y4/0_0_DI0->0_0_DI0_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 2689 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/FCOB_SLICE;;1;X49/Y4/FCIC_SLICE;X49/Y4/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_D[2]": {
          "hide_name": 0,
          "bits": [ 3910 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/F2_SLICE;;1;X34/Y5/F2;X34/Y5/0_0_F2_SLICE->0_0_F2;1;X34/Y4/V02N0001;X34/Y5/0_0_F2->0_-1_V02N0001;1;X34/Y4/D0;X34/Y4/0_0_V02N0001->0_0_D0;1;X34/Y4/D0_SLICE;X34/Y4/0_0_D0->0_0_D0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.tx_pin_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 4133 ] ,
          "attributes": {
            "ROUTING": "X34/Y3/F5A_SLICE;;1;X34/Y3/F0;X34/Y3/0_0_F5A_SLICE->0_0_F0;1;X34/Y3/H00L0000;X34/Y3/0_0_F0->0_0_H00L0000;1;X34/Y3/M5;X34/Y3/0_0_H00L0000->0_0_M5;1;X34/Y3/M5_SLICE;X34/Y3/0_0_M5->0_0_M5_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "single_bit_vector": "00000000000000000000000000000001",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.tx_done_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 4130 ] ,
          "attributes": {
            "ROUTING": "X35/Y3/CE3;X35/Y3/0_0_H00L0100->0_0_CE3;1;X35/Y3/CE3_SLICE;X35/Y3/0_0_CE3->0_0_CE3_SLICE;1;X35/Y3/F1_SLICE;;1;X35/Y3/F1;X35/Y3/0_0_F1_SLICE->0_0_F1;1;X35/Y3/H00L0100;X35/Y3/0_0_F1->0_0_H00L0100;1;X35/Y3/CE0;X35/Y3/0_0_H00L0100->0_0_CE0;1;X35/Y3/CE0_SLICE;X35/Y3/0_0_CE0->0_0_CE0_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C[1]": {
          "hide_name": 0,
          "bits": [ 3502 ] ,
          "attributes": {
            "ROUTING": "X38/Y6/F5_SLICE;;1;X38/Y6/F5;X38/Y6/0_0_F5_SLICE->0_0_F5;1;X38/Y6/H01W0000;X38/Y6/0_0_F5->0_0_H01W0000;1;X37/Y6/C0;X37/Y6/1_0_H01W0000->0_0_C0;1;X37/Y6/C0_SLICE;X37/Y6/0_0_C0->0_0_C0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_SD[4]": {
          "hide_name": 0,
          "bits": [ 2680 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/V02S0601;X49/Y3/0_0_Q4->0_1_V02S0601;1;X49/Y4/H00R0000;X49/Y4/0_0_V02S0601->0_0_H00R0000;1;X49/Y4/B3;X49/Y4/0_0_H00R0000->0_0_B3;1;X49/Y4/A3_SLICE;X49/Y4/0_0_B3->0_0_A3_SLICE;1;X49/Y2/M6;X49/Y2/0_0_V00T0000->0_0_M6;1;X49/Y2/M6_SLICE;X49/Y2/0_0_M6->0_0_M6_SLICE;1;X49/Y2/M2;X49/Y2/0_0_V00T0000->0_0_M2;1;X49/Y2/M2_SLICE;X49/Y2/0_0_M2->0_0_M2_SLICE;1;X49/Y2/M4;X49/Y2/0_0_V00T0000->0_0_M4;1;X49/Y2/M4_SLICE;X49/Y2/0_0_M4->0_0_M4_SLICE;1;X49/Y3/Q4_SLICE;;1;X49/Y3/Q4;X49/Y3/0_0_Q4_SLICE->0_0_Q4;1;X49/Y2/V02N0401;X49/Y3/0_0_Q4->0_-1_V02N0401;1;X49/Y2/V00T0000;X49/Y2/0_0_V02N0401->0_0_V00T0000;1;X49/Y2/M0;X49/Y2/0_0_V00T0000->0_0_M0;1;X49/Y2/M0_SLICE;X49/Y2/0_0_M0->0_0_M0_SLICE;1",
            "hdlname": "myuart rx_gen.rxuart bit_timer",
            "src": "rx_uart.v:21.16-21.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_L6MUX21_Z_SD[5]": {
          "hide_name": 0,
          "bits": [ 2678 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/V02S0101;X49/Y3/0_0_Q3->0_1_V02S0101;1;X49/Y4/B2;X49/Y4/0_0_V02S0101->0_0_B2;1;X49/Y4/A2_SLICE;X49/Y4/0_0_B2->0_0_A2_SLICE;1;X49/Y2/M5;X49/Y2/0_0_H00L0100->0_0_M5;1;X49/Y2/M5_SLICE;X49/Y2/0_0_M5->0_0_M5_SLICE;1;X49/Y3/Q3_SLICE;;1;X49/Y3/Q3;X49/Y3/0_0_Q3_SLICE->0_0_Q3;1;X49/Y2/V02N0301;X49/Y3/0_0_Q3->0_-1_V02N0301;1;X49/Y2/H00L0100;X49/Y2/0_0_V02N0301->0_0_H00L0100;1;X49/Y2/M1;X49/Y2/0_0_H00L0100->0_0_M1;1;X49/Y2/M1_SLICE;X49/Y2/0_0_M1->0_0_M1_SLICE;1",
            "hdlname": "myuart rx_gen.rxuart bit_timer",
            "src": "rx_uart.v:21.16-21.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z[5]": {
          "hide_name": 0,
          "bits": [ 2675 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/F3_SLICE;;1;X48/Y3/F3;X48/Y3/0_0_F3_SLICE->0_0_F3;1;X48/Y3/DI3;X48/Y3/0_0_F3->0_0_DI3;1;X48/Y3/DI3_SLICE;X48/Y3/0_0_DI3->0_0_DI3_SLICE;1",
            "src": "rx_uart.v:75.9-75.9|rx_uart.v:36.5-89.12|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C[0]": {
          "hide_name": 0,
          "bits": [ 3501 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/F5_SLICE;;1;X37/Y5/F5;X37/Y5/0_0_F5_SLICE->0_0_F5;1;X37/Y6/V02S0501;X37/Y5/0_0_F5->0_1_V02S0501;1;X37/Y6/A0;X37/Y6/0_0_V02S0501->0_0_A0;1;X37/Y6/B0_SLICE;X37/Y6/0_0_A0->0_0_B0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.tx_done_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 4128 ] ,
          "attributes": {
            "ROUTING": "X37/Y4/F3_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_S0_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2669 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3902 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_S0_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2665 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/F5_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_4_BLUT": {
          "hide_name": 0,
          "bits": [ 2663 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.tx_gen.txuart.tx_done_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 4126 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_4_ALUT": {
          "hide_name": 0,
          "bits": [ 2659 ] ,
          "attributes": {
            "ROUTING": "X49/Y5/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2657 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "uart_tx_start_LUT4_C_D[2]": {
          "hide_name": 0,
          "bits": [ 4125 ] ,
          "attributes": {
            "ROUTING": "X37/Y4/C2;X37/Y4/0_0_V02S0601->0_0_C2;1;X37/Y4/C2_SLICE;X37/Y4/0_0_C2->0_0_C2_SLICE;1;X37/Y4/D3;X37/Y4/0_0_H00R0000->0_0_D3;1;X37/Y4/C3_SLICE;X37/Y4/0_0_D3->0_0_C3_SLICE;1;X35/Y3/Q6;X35/Y3/0_0_Q6_SLICE->0_0_Q6;1;X35/Y3/Q6_SLICE;;1;X36/Y3/H02E0601;X35/Y3/0_0_Q6->1_0_H02E0601;1;X37/Y4/V02S0601;X37/Y3/-1_0_H02E0601->0_1_V02S0601;1;X37/Y4/H00R0000;X37/Y4/0_0_V02S0601->0_0_H00R0000;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "hdlname": "myuart tx_gen.txuart tx_done"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2653 ] ,
          "attributes": {
            "ROUTING": "X49/Y5/F3_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1[3]": {
          "hide_name": 0,
          "bits": [ 2634 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/H02W0201;X49/Y3/0_-1_V01S0000->-1_0_H02W0201;1;X47/Y3/D1;X47/Y3/1_0_H02W0201->0_0_D1;1;X47/Y3/D1_SLICE;X47/Y3/0_0_D1->0_0_D1_SLICE;1;X45/Y2/B5_SLICE;X45/Y2/0_0_D5->0_0_B5_SLICE;1;X49/Y3/D0_SLICE;X49/Y3/0_0_D0->0_0_D0_SLICE;1;X49/Y3/V00B0100;X49/Y3/0_0_V02S0101->0_0_V00B0100;1;X49/Y3/C4;X49/Y3/0_0_V00B0100->0_0_C4;1;X49/Y3/D4_SLICE;X49/Y3/0_0_C4->0_0_D4_SLICE;1;X49/Y3/V02S0101;X49/Y2/0_0_F3->0_1_V02S0101;1;X49/Y3/B2;X49/Y3/0_0_V02S0101->0_0_B2;1;X49/Y3/D2_SLICE;X49/Y3/0_0_B2->0_0_D2_SLICE;1;X50/Y2/A0;X50/Y2/0_0_H01E0001->0_0_A0;1;X50/Y2/D0_SLICE;X50/Y2/0_0_A0->0_0_D0_SLICE;1;X50/Y2/H01E0101;X49/Y2/0_0_F3->1_0_H01E0101;1;X50/Y2/D2;X50/Y2/0_0_H01E0101->0_0_D2;1;X50/Y2/D2_SLICE;X50/Y2/0_0_D2->0_0_D2_SLICE;1;X47/Y4/V00B0100;X47/Y4/0_-1_V02S0101->0_0_V00B0100;1;X47/Y4/D3;X47/Y4/0_0_V00B0100->0_0_D3;1;X47/Y4/D3_SLICE;X47/Y4/0_0_D3->0_0_D3_SLICE;1;X48/Y3/D5_SLICE;X48/Y3/0_0_C5->0_0_D5_SLICE;1;X48/Y3/D2_SLICE;X48/Y3/0_0_C2->0_0_D2_SLICE;1;X45/Y2/H06W0203;X48/Y2/1_0_H01W0000->-3_0_H06W0203;1;X45/Y3/V02S0401;X45/Y2/0_0_H06W0203->0_1_V02S0401;1;X45/Y3/D5;X45/Y3/0_0_V02S0401->0_0_D5;1;X45/Y3/D5_SLICE;X45/Y3/0_0_D5->0_0_D5_SLICE;1;X50/Y3/D1;X50/Y3/0_0_V02S0201->0_0_D1;1;X50/Y3/D1_SLICE;X50/Y3/0_0_D1->0_0_D1_SLICE;1;X45/Y3/D3_SLICE;X45/Y3/0_0_D3->0_0_D3_SLICE;1;X44/Y3/V02S0201;X44/Y2/0_0_H06W0103->0_1_V02S0201;1;X44/Y3/D1;X44/Y3/0_0_V02S0201->0_0_D1;1;X44/Y3/D1_SLICE;X44/Y3/0_0_D1->0_0_D1_SLICE;1;X46/Y2/M0_SLICE;X46/Y2/0_0_M0->0_0_M0_SLICE;1;X46/Y2/M2_SLICE;X46/Y2/0_0_M2->0_0_M2_SLICE;1;X47/Y2/H02W0601;X48/Y2/1_0_H01W0000->-1_0_H02W0601;1;X46/Y2/M2;X46/Y2/1_0_H02W0601->0_0_M2;1;X46/Y2/M0;X46/Y2/1_0_H02W0601->0_0_M0;1;X46/Y3/D5;X46/Y3/0_0_V00B0000->0_0_D5;1;X46/Y3/V00B0000;X46/Y3/0_0_V02S0001->0_0_V00B0000;1;X46/Y3/D5_SLICE;X46/Y3/0_0_D5->0_0_D5_SLICE;1;X49/Y5/C3;X49/Y5/0_0_V02S0601->0_0_C3;1;X49/Y5/D3_SLICE;X49/Y5/0_0_C3->0_0_D3_SLICE;1;X49/Y3/V02S0301;X49/Y2/0_0_F3->0_1_V02S0301;1;X49/Y5/V02S0601;X49/Y4/0_-1_V02S0301->0_1_V02S0601;1;X49/Y5/C1;X49/Y5/0_0_V02S0601->0_0_C1;1;X49/Y5/D1_SLICE;X49/Y5/0_0_C1->0_0_D1_SLICE;1;X50/Y3/V02S0201;X50/Y2/0_0_H01E0001->0_1_V02S0201;1;X50/Y2/H01E0001;X49/Y2/0_0_F3->1_0_H01E0001;1;X44/Y2/H06W0103;X47/Y2/1_0_H02W0101->-3_0_H06W0103;1;X45/Y2/H06W0003;X48/Y2/1_0_H01W0000->-3_0_H06W0003;1;X45/Y3/D3;X45/Y3/0_0_V02S0001->0_0_D3;1;X45/Y3/V02S0001;X45/Y2/0_0_H06W0003->0_1_V02S0001;1;X49/Y2/V01S0000;X49/Y2/0_0_F3->0_0_V01S0000;1;X49/Y2/H02W0001;X50/Y2/0_0_H01E0001->-1_0_H02W0001;1;X48/Y2/D1_SLICE;X48/Y2/0_0_D1->0_0_D1_SLICE;1;X46/Y4/C7;X46/Y4/0_-1_V02S0001->0_0_C7;1;X46/Y4/C7_SLICE;X46/Y4/0_0_C7->0_0_C7_SLICE;1;X46/Y3/V02S0001;X46/Y2/0_0_H06W0003->0_1_V02S0001;1;X50/Y5/H02E0001;X49/Y5/0_0_V06S0003->1_0_H02E0001;1;X49/Y5/V06S0003;X49/Y2/0_0_F3->0_3_V06S0003;1;X50/Y5/D1;X50/Y5/0_0_H02E0001->0_0_D1;1;X48/Y2/H02W0101;X49/Y2/0_0_F3->-1_0_H02W0101;1;X47/Y3/V02S0101;X47/Y2/1_0_H02W0101->0_1_V02S0101;1;X47/Y4/A5;X47/Y4/0_-1_V02S0101->0_0_A5;1;X47/Y4/D5_SLICE;X47/Y4/0_0_A5->0_0_D5_SLICE;1;X50/Y2/A1;X50/Y2/0_0_H01E0001->0_0_A1;1;X50/Y2/D1_SLICE;X50/Y2/0_0_A1->0_0_D1_SLICE;1;X49/Y3/D0;X49/Y3/0_-1_V01S0000->0_0_D0;1;X49/Y2/H01W0000;X49/Y2/0_0_F3->0_0_H01W0000;1;X48/Y3/C5;X48/Y3/0_0_H02W0401->0_0_C5;1;X48/Y3/H02W0601;X49/Y3/0_-1_V01S0000->-1_0_H02W0601;1;X48/Y3/H02W0401;X49/Y3/0_-1_V01S0000->-1_0_H02W0401;1;X48/Y3/C2;X48/Y3/0_0_H02W0601->0_0_C2;1;X49/Y2/FXB_SLICE;;1;X49/Y2/F3;X49/Y2/0_0_FXB_SLICE->0_0_F3;1;X46/Y2/H06W0003;X49/Y2/0_0_F3->-3_0_H06W0003;1;X45/Y2/D5;X45/Y2/-1_0_H02E0001->0_0_D5;1;X44/Y2/H02E0001;X43/Y2/3_0_H06W0003->1_0_H02E0001;1;X50/Y5/D1_SLICE;X50/Y5/0_0_D1->0_0_D1_SLICE;1;X48/Y2/D1;X48/Y2/1_0_H02W0001->0_0_D1;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1[1]": {
          "hide_name": 0,
          "bits": [ 2620 ] ,
          "attributes": {
            "ROUTING": "X47/Y3/D0;X47/Y3/0_0_F2->0_0_D0;1;X47/Y3/D0_SLICE;X47/Y3/0_0_D0->0_0_D0_SLICE;1;X47/Y3/A1;X47/Y3/1_0_H01E0001->0_0_A1;1;X47/Y3/C1_SLICE;X47/Y3/0_0_A1->0_0_C1_SLICE;1;X48/Y3/D2;X48/Y3/0_0_H01E0101->0_0_D2;1;X48/Y3/B2_SLICE;X48/Y3/0_0_D2->0_0_B2_SLICE;1;X46/Y3/H02W0201;X47/Y3/0_0_F2->-1_0_H02W0201;1;X45/Y2/V02N0201;X45/Y3/1_0_H02W0201->0_-1_V02N0201;1;X45/Y2/D3;X45/Y2/0_0_V02N0201->0_0_D3;1;X45/Y2/B3_SLICE;X45/Y2/0_0_D3->0_0_B3_SLICE;1;X49/Y3/B0_SLICE;X49/Y3/0_0_B0->0_0_B0_SLICE;1;X50/Y2/B2_SLICE;X50/Y2/0_0_A2->0_0_B2_SLICE;1;X49/Y3/D4;X49/Y3/-1_0_H02E0001->0_0_D4;1;X49/Y3/B4_SLICE;X49/Y3/0_0_D4->0_0_B4_SLICE;1;X49/Y3/D2;X49/Y3/-1_0_H02E0001->0_0_D2;1;X49/Y3/B2_SLICE;X49/Y3/0_0_D2->0_0_B2_SLICE;1;X49/Y2/H02E0701;X48/Y2/0_0_V02N0701->1_0_H02E0701;1;X50/Y2/A2;X50/Y2/-1_0_H02E0701->0_0_A2;1;X48/Y2/V02N0701;X48/Y3/0_0_H01E0101->0_-1_V02N0701;1;X48/Y2/A1;X48/Y2/0_0_V02N0701->0_0_A1;1;X48/Y2/B1_SLICE;X48/Y2/0_0_A1->0_0_B1_SLICE;1;X48/Y3/B5_SLICE;X48/Y3/0_0_B5->0_0_B5_SLICE;1;X48/Y3/H01E0101;X47/Y3/0_0_F2->1_0_H01E0101;1;X48/Y3/B5;X48/Y3/0_0_H01E0101->0_0_B5;1;X50/Y2/V02N0101;X50/Y3/0_0_H06E0103->0_-1_V02N0101;1;X50/Y2/B0;X50/Y2/0_0_V02N0101->0_0_B0;1;X50/Y2/B0_SLICE;X50/Y2/0_0_B0->0_0_B0_SLICE;1;X48/Y2/D0;X48/Y2/0_0_V02N0201->0_0_D0;1;X48/Y2/C0_SLICE;X48/Y2/0_0_D0->0_0_C0_SLICE;1;X48/Y3/B4;X48/Y3/0_0_H01E0101->0_0_B4;1;X48/Y3/C4_SLICE;X48/Y3/0_0_B4->0_0_C4_SLICE;1;X50/Y2/D1;X50/Y2/0_0_V02N0201->0_0_D1;1;X50/Y2/B1_SLICE;X50/Y2/0_0_D1->0_0_B1_SLICE;1;X50/Y2/V02N0201;X50/Y3/0_0_H06E0103->0_-1_V02N0201;1;X48/Y3/H01E0001;X47/Y3/0_0_F2->1_0_H01E0001;1;X48/Y2/V02N0201;X48/Y3/0_0_H01E0001->0_-1_V02N0201;1;X50/Y5/B0;X50/Y5/0_-1_V02S0101->0_0_B0;1;X50/Y5/C0_SLICE;X50/Y5/0_0_B0->0_0_C0_SLICE;1;X44/Y3/C0_SLICE;X44/Y3/0_0_B0->0_0_C0_SLICE;1;X47/Y3/H01W0100;X47/Y3/0_0_F2->0_0_H01W0100;1;X45/Y3/H02W0101;X46/Y3/1_0_H01W0100->-1_0_H02W0101;1;X44/Y3/B1;X44/Y3/1_0_H02W0101->0_0_B1;1;X44/Y3/B1_SLICE;X44/Y3/0_0_B1->0_0_B1_SLICE;1;X45/Y2/V02N0001;X45/Y3/1_0_H02W0001->0_-1_V02N0001;1;X49/Y3/H02E0101;X48/Y3/0_0_H01E0101->1_0_H02E0101;1;X46/Y3/H02W0001;X47/Y3/0_0_F2->-1_0_H02W0001;1;X49/Y3/B0;X49/Y3/0_0_H02E0101->0_0_B0;1;X49/Y5/D2;X49/Y5/0_-1_V02S0001->0_0_D2;1;X49/Y5/C2_SLICE;X49/Y5/0_0_D2->0_0_C2_SLICE;1;X49/Y5/D0;X49/Y5/0_-1_V02S0001->0_0_D0;1;X49/Y5/C0_SLICE;X49/Y5/0_0_D0->0_0_C0_SLICE;1;X49/Y5/D1;X49/Y5/0_-1_V02S0001->0_0_D1;1;X49/Y5/B1_SLICE;X49/Y5/0_0_D1->0_0_B1_SLICE;1;X48/Y3/H02E0001;X47/Y3/0_0_F2->1_0_H02E0001;1;X49/Y4/V02S0001;X49/Y3/-1_0_H02E0001->0_1_V02S0001;1;X45/Y2/C5;X45/Y2/0_0_V02N0001->0_0_C5;1;X45/Y2/A5_SLICE;X45/Y2/0_0_C5->0_0_A5_SLICE;1;X49/Y5/B3_SLICE;X49/Y5/0_0_D3->0_0_B3_SLICE;1;X49/Y5/D3;X49/Y5/0_-1_V02S0001->0_0_D3;1;X44/Y3/B0;X44/Y3/1_0_H02W0101->0_0_B0;1;X47/Y3/F2_SLICE;;1;X47/Y3/F2;X47/Y3/0_0_F2_SLICE->0_0_F2;1;X50/Y3/H06E0103;X47/Y3/0_0_F2->3_0_H06E0103;1;X50/Y4/V02S0101;X50/Y3/0_0_H06E0103->0_1_V02S0101;1;X50/Y5/B1;X50/Y5/0_-1_V02S0101->0_0_B1;1;X50/Y5/B1_SLICE;X50/Y5/0_0_B1->0_0_B1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1[0]": {
          "hide_name": 0,
          "bits": [ 2603 ] ,
          "attributes": {
            "ROUTING": "X46/Y2/A2;X46/Y2/0_0_V00B0000->0_0_A2;1;X46/Y2/C2_SLICE;X46/Y2/0_0_A2->0_0_C2_SLICE;1;X46/Y2/B0;X46/Y2/0_0_V00B0000->0_0_B0;1;X46/Y2/C0_SLICE;X46/Y2/0_0_B0->0_0_C0_SLICE;1;X47/Y3/C0;X47/Y3/0_0_H02E0601->0_0_C0;1;X47/Y3/B0_SLICE;X47/Y3/0_0_C0->0_0_B0_SLICE;1;X46/Y2/C3_SLICE;X46/Y2/0_0_C3->0_0_C3_SLICE;1;X46/Y2/V00B0000;X46/Y2/0_0_Q4->0_0_V00B0000;1;X46/Y2/B1;X46/Y2/0_0_V00B0000->0_0_B1;1;X46/Y2/A1_SLICE;X46/Y2/0_0_B1->0_0_A1_SLICE;1;X47/Y3/H02E0301;X46/Y3/0_-1_V01S0100->1_0_H02E0301;1;X48/Y3/B2;X48/Y3/-1_0_H02E0301->0_0_B2;1;X48/Y3/A2_SLICE;X48/Y3/0_0_B2->0_0_A2_SLICE;1;X46/Y4/V02S0101;X46/Y3/0_-1_V01S0100->0_1_V02S0101;1;X46/Y4/A7;X46/Y4/0_0_V02S0101->0_0_A7;1;X46/Y4/A7_SLICE;X46/Y4/0_0_A7->0_0_A7_SLICE;1;X48/Y2/C0;X48/Y2/-1_0_H02E0401->0_0_C0;1;X48/Y2/B0_SLICE;X48/Y2/0_0_C0->0_0_B0_SLICE;1;X46/Y1/V01N0001;X46/Y2/0_0_Q4->0_-1_V01N0001;1;X46/Y2/C3;X46/Y2/0_-1_V01N0001->0_0_C3;1;X47/Y3/V02S0401;X47/Y2/0_0_H02E0401->0_1_V02S0401;1;X47/Y4/H00R0000;X47/Y4/0_-1_V02S0401->0_0_H00R0000;1;X47/Y4/B3;X47/Y4/0_0_H00R0000->0_0_B3;1;X47/Y4/A3_SLICE;X47/Y4/0_0_B3->0_0_A3_SLICE;1;X47/Y3/D6;X47/Y3/0_0_H02E0001->0_0_D6;1;X47/Y3/B6_SLICE;X47/Y3/0_0_D6->0_0_B6_SLICE;1;X50/Y2/C0;X50/Y2/1_0_H02W0401->0_0_C0;1;X50/Y2/A0_SLICE;X50/Y2/0_0_C0->0_0_A0_SLICE;1;X51/Y2/H02W0401;X52/Y2/-3_0_H06E0203->-1_0_H02W0401;1;X50/Y2/C2;X50/Y2/1_0_H02W0401->0_0_C2;1;X50/Y2/A2_SLICE;X50/Y2/0_0_C2->0_0_A2_SLICE;1;X49/Y3/C0;X49/Y3/0_0_V02S0401->0_0_C0;1;X49/Y3/A0_SLICE;X49/Y3/0_0_C0->0_0_A0_SLICE;1;X49/Y3/V02S0701;X49/Y2/0_0_H06E0203->0_1_V02S0701;1;X49/Y3/A2;X49/Y3/0_0_V02S0701->0_0_A2;1;X47/Y3/H02E0601;X46/Y3/0_-1_V01S0000->1_0_H02E0601;1;X47/Y3/C1;X47/Y3/0_0_H02E0601->0_0_C1;1;X47/Y3/A1_SLICE;X47/Y3/0_0_C1->0_0_A1_SLICE;1;X47/Y2/H02E0401;X46/Y2/0_0_Q4->1_0_H02E0401;1;X48/Y2/C1;X48/Y2/-1_0_H02E0401->0_0_C1;1;X48/Y2/A1_SLICE;X48/Y2/0_0_C1->0_0_A1_SLICE;1;X48/Y3/D4;X48/Y3/-1_0_H02E0001->0_0_D4;1;X48/Y3/B4_SLICE;X48/Y3/0_0_D4->0_0_B4_SLICE;1;X45/Y3/H02W0201;X46/Y3/0_-1_V01S0000->-1_0_H02W0201;1;X44/Y3/D0;X44/Y3/1_0_H02W0201->0_0_D0;1;X44/Y3/B0_SLICE;X44/Y3/0_0_D0->0_0_B0_SLICE;1;X47/Y3/H02E0701;X46/Y3/0_-1_V01S0100->1_0_H02E0701;1;X48/Y3/A5;X48/Y3/-1_0_H02E0701->0_0_A5;1;X48/Y3/A5_SLICE;X48/Y3/0_0_A5->0_0_A5_SLICE;1;X49/Y3/A4_SLICE;X49/Y3/0_0_B4->0_0_A4_SLICE;1;X49/Y3/B4;X49/Y3/0_0_V02S0701->0_0_B4;1;X49/Y3/A2_SLICE;X49/Y3/0_0_A2->0_0_A2_SLICE;1;X46/Y2/V01S0100;X46/Y2/0_0_Q4->0_0_V01S0100;1;X45/Y3/H02W0701;X46/Y3/0_-1_V01S0100->-1_0_H02W0701;1;X44/Y3/A1;X44/Y3/1_0_H02W0701->0_0_A1;1;X44/Y3/A1_SLICE;X44/Y3/0_0_A1->0_0_A1_SLICE;1;X49/Y3/H06E0003;X46/Y3/0_-1_V01S0000->3_0_H06E0003;1;X51/Y3/H02W0301;X52/Y3/-3_0_H06E0003->-1_0_H02W0301;1;X50/Y3/B1;X50/Y3/1_0_H02W0301->0_0_B1;1;X50/Y3/A1_SLICE;X50/Y3/0_0_B1->0_0_A1_SLICE;1;X49/Y5/A1_SLICE;X49/Y5/0_0_B1->0_0_A1_SLICE;1;X50/Y5/A1;X50/Y5/1_0_H02W0701->0_0_A1;1;X50/Y5/A1_SLICE;X50/Y5/0_0_A1->0_0_A1_SLICE;1;X50/Y2/C1;X50/Y2/1_0_H02W0401->0_0_C1;1;X50/Y2/A1_SLICE;X50/Y2/0_0_C1->0_0_A1_SLICE;1;X49/Y5/C2;X49/Y5/0_0_H02E0401->0_0_C2;1;X49/Y5/B2_SLICE;X49/Y5/0_0_C2->0_0_B2_SLICE;1;X49/Y5/A3;X49/Y5/0_0_H02E0501->0_0_A3;1;X49/Y5/A3_SLICE;X49/Y5/0_0_A3->0_0_A3_SLICE;1;X49/Y5/H02E0501;X48/Y5/-1_0_H02E0401->1_0_H02E0501;1;X52/Y5/V06S0203;X52/Y2/-3_0_H06E0203->0_3_V06S0203;1;X51/Y5/H02W0701;X52/Y5/0_0_V06S0203->-1_0_H02W0701;1;X49/Y5/V02S0501;X49/Y4/0_-1_V02S0401->0_1_V02S0501;1;X49/Y5/B1;X49/Y5/0_0_H00R0100->0_0_B1;1;X47/Y5/H02E0401;X46/Y5/0_0_V06S0203->1_0_H02E0401;1;X49/Y5/B0_SLICE;X49/Y5/0_0_C0->0_0_B0_SLICE;1;X50/Y5/C0;X50/Y5/0_0_H02E0401->0_0_C0;1;X50/Y5/B0_SLICE;X50/Y5/0_0_C0->0_0_B0_SLICE;1;X46/Y5/V06S0203;X46/Y2/0_0_Q4->0_3_V06S0203;1;X49/Y5/H02E0401;X48/Y5/-1_0_H02E0401->1_0_H02E0401;1;X49/Y5/C0;X49/Y5/0_0_H02E0401->0_0_C0;1;X49/Y3/V02S0401;X49/Y2/0_0_H06E0203->0_1_V02S0401;1;X49/Y5/H00R0100;X49/Y5/0_0_V02S0501->0_0_H00R0100;1;X46/Y2/Q4_SLICE;;1;X46/Y2/Q4;X46/Y2/0_0_Q4_SLICE->0_0_Q4;1;X49/Y2/H06E0203;X46/Y2/0_0_Q4->3_0_H06E0203;1;X49/Y5/V06S0203;X49/Y2/0_0_H06E0203->0_3_V06S0203;1;X50/Y5/H02E0401;X49/Y5/0_0_V06S0203->1_0_H02E0401;1;X46/Y2/V01S0000;X46/Y2/0_0_Q4->0_0_V01S0000;1;X47/Y3/H02E0001;X46/Y3/0_-1_V01S0000->1_0_H02E0001;1",
            "onehot": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1[2]": {
          "hide_name": 0,
          "bits": [ 2600 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/V02N0301;X48/Y4/0_0_F3->0_-1_V02N0301;1;X48/Y2/B0;X48/Y2/0_1_V02N0301->0_0_B0;1;X48/Y2/D0_SLICE;X48/Y2/0_0_B0->0_0_D0_SLICE;1;X48/Y4/F3_SLICE;;1;X48/Y4/F3;X48/Y4/0_0_F3_SLICE->0_0_F3;1;X48/Y3/V02N0101;X48/Y4/0_0_F3->0_-1_V02N0101;1;X48/Y2/B1;X48/Y2/0_1_V02N0101->0_0_B1;1;X48/Y2/C1_SLICE;X48/Y2/0_0_B1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2599 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_3_C[1]": {
          "hide_name": 0,
          "bits": [ 3489 ] ,
          "attributes": {
            "ROUTING": "X38/Y6/F6_SLICE;;1;X38/Y6/F6;X38/Y6/0_0_F6_SLICE->0_0_F6;1;X38/Y5/V02N0601;X38/Y6/0_0_F6->0_-1_V02N0601;1;X38/Y5/C3;X38/Y5/0_0_V02N0601->0_0_C3;1;X38/Y5/C3_SLICE;X38/Y5/0_0_C3->0_0_C3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 4363 ] ,
          "attributes": {
            "ROUTING": "X44/Y5/V02N0301;X44/Y6/0_0_H01E0101->0_-1_V02N0301;1;X45/Y4/H02E0301;X44/Y4/0_1_V02N0301->1_0_H02E0301;1;X45/Y4/H00L0100;X45/Y4/0_0_H02E0301->0_0_H00L0100;1;X45/Y4/M1;X45/Y4/0_0_H00L0100->0_0_M1;1;X45/Y4/M1_SLICE;X45/Y4/0_0_M1->0_0_M1_SLICE;1;X47/Y6/H06E0103;X44/Y6/0_0_H01E0101->3_0_H06E0103;1;X47/Y5/V02N0101;X47/Y6/0_0_H06E0103->0_-1_V02N0101;1;X48/Y4/H02E0101;X47/Y4/0_1_V02N0101->1_0_H02E0101;1;X48/Y4/B0;X48/Y4/0_0_H02E0101->0_0_B0;1;X48/Y4/A0_SLICE;X48/Y4/0_0_B0->0_0_A0_SLICE;1;X44/Y6/H01E0101;X43/Y6/0_0_F0->1_0_H01E0101;1;X45/Y6/H02E0501;X44/Y6/0_0_H01E0101->1_0_H02E0501;1;X46/Y6/A0;X46/Y6/-1_0_H02E0501->0_0_A0;1;X46/Y6/A0_SLICE;X46/Y6/0_0_A0->0_0_A0_SLICE;1;X37/Y6/H02E0101;X36/Y6/3_0_H06W0103->1_0_H02E0101;1;X38/Y6/B0;X38/Y6/-1_0_H02E0101->0_0_B0;1;X38/Y6/A0_SLICE;X38/Y6/0_0_B0->0_0_A0_SLICE;1;X43/Y6/H01W0100;X43/Y6/0_0_F0->0_0_H01W0100;1;X39/Y6/H06W0103;X42/Y6/1_0_H01W0100->-3_0_H06W0103;1;X33/Y6/H06W0103;X36/Y6/3_0_H06W0103->-3_0_H06W0103;1;X33/Y5/V02N0101;X33/Y6/0_0_H06W0103->0_-1_V02N0101;1;X33/Y5/B0;X33/Y5/0_0_V02N0101->0_0_B0;1;X33/Y5/A0_SLICE;X33/Y5/0_0_B0->0_0_A0_SLICE;1;X43/Y6/F0_SLICE;;1;X43/Y6/F0;X43/Y6/0_0_F0_SLICE->0_0_F0;1;X43/Y6/DI0;X43/Y6/0_0_F0->0_0_DI0;1;X43/Y6/DI0_SLICE;X43/Y6/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 4361 ] ,
          "attributes": {
            "ROUTING": "X43/Y4/H02W0101;X44/Y4/1_0_H01W0100->-1_0_H02W0101;1;X42/Y4/B0;X42/Y4/1_0_H02W0101->0_0_B0;1;X42/Y4/A0_SLICE;X42/Y4/0_0_B0->0_0_A0_SLICE;1;X38/Y4/B0;X38/Y4/0_0_H02W0101->0_0_B0;1;X38/Y4/A0_SLICE;X38/Y4/0_0_B0->0_0_A0_SLICE;1;X37/Y5/V02S0101;X37/Y4/1_0_H02W0101->0_1_V02S0101;1;X37/Y5/B0;X37/Y5/0_0_V02S0101->0_0_B0;1;X37/Y5/A0_SLICE;X37/Y5/0_0_B0->0_0_A0_SLICE;1;X42/Y3/V02N0501;X42/Y4/0_0_H06E0303->0_-1_V02N0501;1;X42/Y2/A0;X42/Y2/0_1_V02N0501->0_0_A0;1;X42/Y2/A0_SLICE;X42/Y2/0_0_A0->0_0_A0_SLICE;1;X42/Y4/H06E0303;X39/Y4/0_0_V01N0101->3_0_H06E0303;1;X45/Y4/H01W0100;X45/Y4/-3_0_H06E0303->0_0_H01W0100;1;X45/Y4/B0;X45/Y4/0_0_H01W0100->0_0_B0;1;X45/Y4/A0_SLICE;X45/Y4/0_0_B0->0_0_A0_SLICE;1;X39/Y5/F2_SLICE;;1;X39/Y5/F2;X39/Y5/0_0_F2_SLICE->0_0_F2;1;X39/Y4/V01N0101;X39/Y5/0_0_F2->0_-1_V01N0101;1;X38/Y4/H02W0101;X39/Y4/0_0_V01N0101->-1_0_H02W0101;1;X37/Y3/V02N0101;X37/Y4/1_0_H02W0101->0_-1_V02N0101;1;X37/Y3/B0;X37/Y3/0_0_V02N0101->0_0_B0;1;X37/Y3/A0_SLICE;X37/Y3/0_0_B0->0_0_A0_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C_CCU2C_S1_1_COUT": {
          "hide_name": 0,
          "bits": [ 3484 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "uart.v:74.40-74.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_1_COUT": {
          "hide_name": 0,
          "bits": [ 3483 ] ,
          "attributes": {
            "ROUTING": "X38/Y6/FCOC_SLICE;;1;X38/Y6/FCID_SLICE;X38/Y6/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "uart.v:74.40-74.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_PFUMX_Z_C0[0]": {
          "hide_name": 0,
          "bits": [ 3893 ] ,
          "attributes": {
            "ROUTING": "X35/Y5/V02S0601;X35/Y4/0_0_Q4->0_1_V02S0601;1;X35/Y5/V00T0000;X35/Y5/0_0_V02S0601->0_0_V00T0000;1;X35/Y5/B1;X35/Y5/0_0_V00T0000->0_0_B1;1;X35/Y5/A1_SLICE;X35/Y5/0_0_B1->0_0_A1_SLICE;1;X35/Y4/Q4_SLICE;;1;X35/Y4/Q4;X35/Y4/0_0_Q4_SLICE->0_0_Q4;1;X35/Y4/V00B0000;X35/Y4/0_0_Q4->0_0_V00B0000;1;X35/Y4/A3;X35/Y4/0_0_V00B0000->0_0_A3;1;X35/Y4/A3_SLICE;X35/Y4/0_0_A3->0_0_A3_SLICE;1",
            "hdlname": "myuart tx_gen.txuart bit_timer",
            "src": "tx_uart.v:22.16-22.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_PFUMX_Z_C0[1]": {
          "hide_name": 0,
          "bits": [ 3891 ] ,
          "attributes": {
            "ROUTING": "X35/Y5/V02S0301;X35/Y4/0_0_Q1->0_1_V02S0301;1;X35/Y5/B0;X35/Y5/0_0_V02S0301->0_0_B0;1;X35/Y5/A0_SLICE;X35/Y5/0_0_B0->0_0_A0_SLICE;1;X35/Y4/Q1_SLICE;;1;X35/Y4/Q1;X35/Y4/0_0_Q1_SLICE->0_0_Q1;1;X35/Y4/H01W0100;X35/Y4/0_0_Q1->0_0_H01W0100;1;X35/Y4/B3;X35/Y4/0_0_H01W0100->0_0_B3;1;X35/Y4/B3_SLICE;X35/Y4/0_0_B3->0_0_B3_SLICE;1",
            "hdlname": "myuart tx_gen.txuart bit_timer",
            "src": "tx_uart.v:22.16-22.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_timer[1]": {
          "hide_name": 0,
          "bits": [ 2584 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/V00B0100;X48/Y3/0_0_Q5->0_0_V00B0100;1;X48/Y3/B6;X48/Y3/0_0_V00B0100->0_0_B6;1;X48/Y3/C6_SLICE;X48/Y3/0_0_B6->0_0_C6_SLICE;1;X48/Y3/Q5_SLICE;;1;X48/Y3/Q5;X48/Y3/0_0_Q5_SLICE->0_0_Q5;1;X48/Y4/V02S0501;X48/Y3/0_0_Q5->0_1_V02S0501;1;X48/Y4/A3;X48/Y4/0_0_V02S0501->0_0_A3;1;X48/Y4/A3_SLICE;X48/Y4/0_0_A3->0_0_A3_SLICE;1",
            "src": "rx_uart.v:21.16-21.25",
            "hdlname": "myuart rx_gen.rxuart bit_timer"
          }
        },
        "myuart.rx_gen.rxuart.bit_timer[0]": {
          "hide_name": 0,
          "bits": [ 2583 ] ,
          "attributes": {
            "ROUTING": "X47/Y3/B0;X47/Y3/1_0_H01W0100->0_0_B0;1;X47/Y3/C0_SLICE;X47/Y3/0_0_B0->0_0_C0_SLICE;1;X48/Y3/H01W0100;X48/Y3/0_0_Q6->0_0_H01W0100;1;X47/Y3/B1;X47/Y3/1_0_H01W0100->0_0_B1;1;X47/Y3/B1_SLICE;X47/Y3/0_0_B1->0_0_B1_SLICE;1;X48/Y3/C6;X48/Y3/0_0_Q6->0_0_C6;1;X48/Y3/D6_SLICE;X48/Y3/0_0_C6->0_0_D6_SLICE;1;X48/Y3/Q6_SLICE;;1;X48/Y3/Q6;X48/Y3/0_0_Q6_SLICE->0_0_Q6;1;X48/Y4/V02S0401;X48/Y3/0_0_Q6->0_1_V02S0401;1;X48/Y4/V00T0000;X48/Y4/0_0_V02S0401->0_0_V00T0000;1;X48/Y4/A2;X48/Y4/0_0_V00T0000->0_0_A2;1;X48/Y4/A2_SLICE;X48/Y4/0_0_A2->0_0_A2_SLICE;1",
            "src": "rx_uart.v:21.16-21.25",
            "hdlname": "myuart rx_gen.rxuart bit_timer"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1[2]": {
          "hide_name": 0,
          "bits": [ 2581 ] ,
          "attributes": {
            "ROUTING": "X49/Y5/A0;X49/Y5/0_0_H02E0701->0_0_A0;1;X49/Y5/D0_SLICE;X49/Y5/0_0_A0->0_0_D0_SLICE;1;X48/Y4/F5_SLICE;;1;X48/Y4/F5;X48/Y4/0_0_F5_SLICE->0_0_F5;1;X48/Y5/V02S0701;X48/Y4/0_0_F5->0_1_V02S0701;1;X49/Y5/H02E0701;X48/Y5/0_0_V02S0701->1_0_H02E0701;1;X49/Y5/A1;X49/Y5/0_0_H02E0701->0_0_A1;1;X49/Y5/C1_SLICE;X49/Y5/0_0_A1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0[2]": {
          "hide_name": 0,
          "bits": [ 2580 ] ,
          "attributes": {
            "ROUTING": "X49/Y5/B2;X49/Y5/0_0_V02S0301->0_0_B2;1;X49/Y5/D2_SLICE;X49/Y5/0_0_B2->0_0_D2_SLICE;1;X48/Y4/F4_SLICE;;1;X48/Y4/F4;X48/Y4/0_0_F4_SLICE->0_0_F4;1;X49/Y4/H01E0101;X48/Y4/0_0_F4->1_0_H01E0101;1;X49/Y5/V02S0301;X49/Y4/0_0_H01E0101->0_1_V02S0301;1;X49/Y5/B3;X49/Y5/0_0_V02S0301->0_0_B3;1;X49/Y5/C3_SLICE;X49/Y5/0_0_B3->0_0_C3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[14]": {
          "hide_name": 0,
          "bits": [ 3888 ] ,
          "attributes": {
            "ROUTING": "X35/Y4/F1_SLICE;;1;X35/Y4/F1;X35/Y4/0_0_F1_SLICE->0_0_F1;1;X35/Y4/DI1;X35/Y4/0_0_F1->0_0_DI1;1;X35/Y4/DI1_SLICE;X35/Y4/0_0_DI1->0_0_DI1_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_9_C[2]": {
          "hide_name": 0,
          "bits": [ 3887 ] ,
          "attributes": {
            "ROUTING": "X35/Y5/F0_SLICE;;1;X35/Y5/F0;X35/Y5/0_0_F0_SLICE->0_0_F0;1;X35/Y4/V02N0001;X35/Y5/0_0_F0->0_-1_V02N0001;1;X35/Y4/D1;X35/Y4/0_0_V02N0001->0_0_D1;1;X35/Y4/C1_SLICE;X35/Y4/0_0_D1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2575 ] ,
          "attributes": {
            "ROUTING": "X48/Y4/FCOB_SLICE;;1;X48/Y4/FCIC_SLICE;X48/Y4/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_3_C[0]": {
          "hide_name": 0,
          "bits": [ 3473 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/F6_SLICE;;1;X37/Y5/F6;X37/Y5/0_0_F6_SLICE->0_0_F6;1;X38/Y5/H01E0101;X37/Y5/0_0_F6->1_0_H01E0101;1;X38/Y5/D3;X38/Y5/0_0_H01E0101->0_0_D3;1;X38/Y5/B3_SLICE;X38/Y5/0_0_D3->0_0_B3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[6]": {
          "hide_name": 0,
          "bits": [ 3885 ] ,
          "attributes": {
            "ROUTING": "X34/Y4/F2_SLICE;;1;X34/Y4/F2;X34/Y4/0_0_F2_SLICE->0_0_F2;1;X34/Y4/DI2;X34/Y4/0_0_F2->0_0_DI2;1;X34/Y4/DI2_SLICE;X34/Y4/0_0_DI2->0_0_DI2_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_8_C[2]": {
          "hide_name": 0,
          "bits": [ 3884 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/F0_SLICE;;1;X34/Y5/F0;X34/Y5/0_0_F0_SLICE->0_0_F0;1;X34/Y5/V01S0000;X34/Y5/0_0_F0->0_0_V01S0000;1;X34/Y5/V02N0601;X34/Y6/0_-1_V01S0000->0_-1_V02N0601;1;X34/Y4/C2;X34/Y4/0_1_V02N0601->0_0_C2;1;X34/Y4/C2_SLICE;X34/Y4/0_0_C2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3468 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "uart.v:65.40-65.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_timer[3]": {
          "hide_name": 0,
          "bits": [ 2566 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/H02W0701;X49/Y3/0_0_Q7->-1_0_H02W0701;1;X48/Y3/A6;X48/Y3/0_0_H02W0701->0_0_A6;1;X48/Y3/A6_SLICE;X48/Y3/0_0_A6->0_0_A6_SLICE;1;X49/Y3/Q7_SLICE;;1;X49/Y3/Q7;X49/Y3/0_0_Q7_SLICE->0_0_Q7;1;X49/Y3/H01W0100;X49/Y3/0_0_Q7->0_0_H01W0100;1;X48/Y4/V02S0701;X48/Y3/1_0_H01W0100->0_1_V02S0701;1;X48/Y4/B5;X48/Y4/0_0_V02S0701->0_0_B5;1;X48/Y4/A5_SLICE;X48/Y4/0_0_B5->0_0_A5_SLICE;1",
            "src": "rx_uart.v:21.16-21.25",
            "hdlname": "myuart rx_gen.rxuart bit_timer"
          }
        },
        "myuart.rx_gen.rxuart.bit_timer[2]": {
          "hide_name": 0,
          "bits": [ 2565 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/V02N0401;X48/Y4/1_0_H01W0000->0_-1_V02N0401;1;X48/Y3/D6;X48/Y3/0_0_V02N0401->0_0_D6;1;X48/Y3/B6_SLICE;X48/Y3/0_0_D6->0_0_B6_SLICE;1;X49/Y4/Q7;X49/Y4/0_0_Q7_SLICE->0_0_Q7;1;X49/Y4/H01W0000;X49/Y4/0_0_Q7->0_0_H01W0000;1;X48/Y4/A4_SLICE;X48/Y4/0_0_A4->0_0_A4_SLICE;1;X48/Y4/A4;X48/Y4/1_0_H01W0000->0_0_A4;1;X49/Y4/Q7_SLICE;;1",
            "src": "rx_uart.v:21.16-21.25",
            "hdlname": "myuart rx_gen.rxuart bit_timer"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_S1[1]": {
          "hide_name": 0,
          "bits": [ 2563 ] ,
          "attributes": {
            "ROUTING": "X48/Y4/F7_SLICE;;1;X48/Y4/F7;X48/Y4/0_0_F7_SLICE->0_0_F7;1;X48/Y4/V01S0000;X48/Y4/0_0_F7->0_0_V01S0000;1;X48/Y4/V02N0001;X48/Y5/0_-1_V01S0000->0_-1_V02N0001;1;X48/Y3/D3;X48/Y3/0_1_V02N0001->0_0_D3;1;X48/Y3/D3_SLICE;X48/Y3/0_0_D3->0_0_D3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_S0[2]": {
          "hide_name": 0,
          "bits": [ 2562 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/V02N0601;X48/Y4/0_0_F6->0_-1_V02N0601;1;X48/Y3/D5;X48/Y3/0_0_V02N0601->0_0_D5;1;X48/Y3/C5_SLICE;X48/Y3/0_0_D5->0_0_C5_SLICE;1;X48/Y4/F6_SLICE;;1;X48/Y4/F6;X48/Y4/0_0_F6_SLICE->0_0_F6;1;X48/Y3/V01N0101;X48/Y4/0_0_F6->0_-1_V01N0101;1;X48/Y3/C4;X48/Y3/0_0_V01N0101->0_0_C4;1;X48/Y3/D4_SLICE;X48/Y3/0_0_C4->0_0_D4_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3467 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/FCOC_SLICE;;1;X37/Y5/FCID_SLICE;X37/Y5/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "uart.v:65.40-65.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[9]": {
          "hide_name": 0,
          "bits": [ 3882 ] ,
          "attributes": {
            "ROUTING": "X34/Y4/F1_SLICE;;1;X34/Y4/F1;X34/Y4/0_0_F1_SLICE->0_0_F1;1;X34/Y4/DI1;X34/Y4/0_0_F1->0_0_DI1;1;X34/Y4/DI1_SLICE;X34/Y4/0_0_DI1->0_0_DI1_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2557 ] ,
          "attributes": {
            "ROUTING": "X48/Y4/FCOC_SLICE;;1;X48/Y4/FCID_SLICE;X48/Y4/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_7_C[2]": {
          "hide_name": 0,
          "bits": [ 3881 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/F3_SLICE;;1;X34/Y5/F3;X34/Y5/0_0_F3_SLICE->0_0_F3;1;X34/Y4/V01N0101;X34/Y5/0_0_F3->0_-1_V01N0101;1;X34/Y4/A1;X34/Y4/0_0_V01N0101->0_0_A1;1;X34/Y4/C1_SLICE;X34/Y4/0_0_A1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_tx_start_LUT4_C_D[4]": {
          "hide_name": 0,
          "bits": [ 4314 ] ,
          "attributes": {
            "ROUTING": "X38/Y5/A4;X38/Y5/0_0_F7->0_0_A4;1;X38/Y5/D4_SLICE;X38/Y5/0_0_A4->0_0_D4_SLICE;1;X38/Y5/F7_SLICE;;1;X38/Y5/F7;X38/Y5/0_0_F7_SLICE->0_0_F7;1;X38/Y4/V01N0001;X38/Y5/0_0_F7->0_-1_V01N0001;1;X37/Y4/H02W0601;X38/Y4/0_0_V01N0001->-1_0_H02W0601;1;X37/Y4/M2;X37/Y4/0_0_H02W0601->0_0_M2;1;X37/Y4/M2_SLICE;X37/Y4/0_0_M2->0_0_M2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_tx_start": {
          "hide_name": 0,
          "bits": [ 4312 ] ,
          "attributes": {
            "ROUTING": "X39/Y5/Q0_SLICE;;1;X39/Y5/Q0;X39/Y5/0_0_Q0_SLICE->0_0_Q0;1;X39/Y5/H01W0100;X39/Y5/0_0_Q0->0_0_H01W0100;1;X38/Y5/D4;X38/Y5/1_0_H01W0100->0_0_D4;1;X38/Y5/C4_SLICE;X38/Y5/0_0_D4->0_0_C4_SLICE;1",
            "src": "echo.v:10.6-10.19",
            "hdlname": "myuart uart_tx_start"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C[1]": {
          "hide_name": 0,
          "bits": [ 3457 ] ,
          "attributes": {
            "ROUTING": "X38/Y6/F7_SLICE;;1;X38/Y6/F7;X38/Y6/0_0_F7_SLICE->0_0_F7;1;X38/Y6/H01W0100;X38/Y6/0_0_F7->0_0_H01W0100;1;X37/Y6/D4;X37/Y6/1_0_H01W0100->0_0_D4;1;X37/Y6/C4_SLICE;X37/Y6/0_0_D4->0_0_C4_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_PFUMX_Z_C0[2]": {
          "hide_name": 0,
          "bits": [ 2548 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/H00L0100;X48/Y3/0_0_Q3->0_0_H00L0100;1;X48/Y3/A1;X48/Y3/0_0_H00L0100->0_0_A1;1;X48/Y3/C1_SLICE;X48/Y3/0_0_A1->0_0_C1_SLICE;1;X48/Y3/Q3_SLICE;;1;X48/Y3/Q3;X48/Y3/0_0_Q3_SLICE->0_0_Q3;1;X48/Y4/V02S0101;X48/Y3/0_0_Q3->0_1_V02S0101;1;X48/Y4/A7;X48/Y4/0_0_V02S0101->0_0_A7;1;X48/Y4/A7_SLICE;X48/Y4/0_0_A7->0_0_A7_SLICE;1",
            "hdlname": "myuart rx_gen.rxuart bit_timer",
            "src": "rx_uart.v:21.16-21.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_PFUMX_Z_C0[3]": {
          "hide_name": 0,
          "bits": [ 2546 ] ,
          "attributes": {
            "ROUTING": "X48/Y4/V00B0100;X48/Y4/0_0_Q7->0_0_V00B0100;1;X48/Y4/B6;X48/Y4/0_0_V00B0100->0_0_B6;1;X48/Y4/A6_SLICE;X48/Y4/0_0_B6->0_0_A6_SLICE;1;X48/Y4/Q7_SLICE;;1;X48/Y4/Q7;X48/Y4/0_0_Q7_SLICE->0_0_Q7;1;X48/Y3/V01N0001;X48/Y4/0_0_Q7->0_-1_V01N0001;1;X48/Y3/B1;X48/Y3/0_0_V01N0001->0_0_B1;1;X48/Y3/D1_SLICE;X48/Y3/0_0_B1->0_0_D1_SLICE;1",
            "hdlname": "myuart rx_gen.rxuart bit_timer",
            "src": "rx_uart.v:21.16-21.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D[1]": {
          "hide_name": 0,
          "bits": [ 2543 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/F1_SLICE;;1;X49/Y4/F1;X49/Y4/0_0_F1_SLICE->0_0_F1;1;X49/Y3/V02N0301;X49/Y4/0_0_F1->0_-1_V02N0301;1;X49/Y3/B1;X49/Y3/0_0_V02N0301->0_0_B1;1;X49/Y3/D1_SLICE;X49/Y3/0_0_B1->0_0_D1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_S0[2]": {
          "hide_name": 0,
          "bits": [ 2542 ] ,
          "attributes": {
            "ROUTING": "X50/Y5/V02S0001;X50/Y4/0_0_H01E0001->0_1_V02S0001;1;X50/Y5/D0;X50/Y5/0_0_V02S0001->0_0_D0;1;X50/Y5/D0_SLICE;X50/Y5/0_0_D0->0_0_D0_SLICE;1;X49/Y4/F0_SLICE;;1;X49/Y4/F0;X49/Y4/0_0_F0_SLICE->0_0_F0;1;X50/Y4/H01E0001;X49/Y4/0_0_F0->1_0_H01E0001;1;X50/Y5/V02S0601;X50/Y4/0_0_H01E0001->0_1_V02S0601;1;X50/Y5/C1;X50/Y5/0_0_V02S0601->0_0_C1;1;X50/Y5/C1_SLICE;X50/Y5/0_0_C1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C[0]": {
          "hide_name": 0,
          "bits": [ 3456 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/F7_SLICE;;1;X37/Y5/F7;X37/Y5/0_0_F7_SLICE->0_0_F7;1;X37/Y6/V02S0701;X37/Y5/0_0_F7->0_1_V02S0701;1;X37/Y6/V00T0100;X37/Y6/0_0_V02S0701->0_0_V00T0100;1;X37/Y6/C4;X37/Y6/0_0_V00T0100->0_0_C4;1;X37/Y6/B4_SLICE;X37/Y6/0_0_C4->0_0_B4_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_6_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3875 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/FCO_SLICE;;1;X34/Y5/FCO;X34/Y5/0_0_FCO_SLICE->0_0_FCO;1;X35/Y5/HFIE0000;X34/Y5/0_0_FCO->1_0_HFIE0000;1;X35/Y5/FCI;X35/Y5/0_0_HFIE0000->0_0_FCI;1;X35/Y5/FCI_SLICE;X35/Y5/0_0_FCI->0_0_FCI_SLICE;1",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 2537 ] ,
          "attributes": {
            "ROUTING": "X49/Y4/FCOA_SLICE;;1;X49/Y4/FCIB_SLICE;X49/Y4/0_0_FCOA_SLICE->0_0_FCIB_SLICE;1",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D_CCU2C_S1_CIN": {
          "hide_name": 0,
          "bits": [ 2536 ] ,
          "attributes": {
            "ROUTING": "X48/Y4/FCO_SLICE;;1;X48/Y4/FCO;X48/Y4/0_0_FCO_SLICE->0_0_FCO;1;X49/Y4/HFIE0000;X48/Y4/0_0_FCO->1_0_HFIE0000;1;X49/Y4/FCI;X49/Y4/0_0_HFIE0000->0_0_FCI;1;X49/Y4/FCI_SLICE;X49/Y4/0_0_FCI->0_0_FCI_SLICE;1",
            "src": "rx_uart.v:85.21-85.37|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3452 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/F4_SLICE;;1;X37/Y5/F4;X37/Y5/0_0_F4_SLICE->0_0_F4;1;X38/Y5/H02E0601;X37/Y5/0_0_F4->1_0_H02E0601;1;X38/Y5/V00B0000;X38/Y5/0_0_H02E0601->0_0_V00B0000;1;X38/Y5/D5;X38/Y5/0_0_V00B0000->0_0_D5;1;X38/Y5/C5_SLICE;X38/Y5/0_0_D5->0_0_C5_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3451 ] ,
          "attributes": {
            "ROUTING": "X38/Y5/V02N0301;X38/Y6/0_0_F3->0_-1_V02N0301;1;X38/Y5/A5;X38/Y5/0_0_V02N0301->0_0_A5;1;X38/Y5/B5_SLICE;X38/Y5/0_0_A5->0_0_B5_SLICE;1;X38/Y6/F3_SLICE;;1;X38/Y6/F3;X38/Y6/0_0_F3_SLICE->0_0_F3;1;X38/Y6/V01S0000;X38/Y6/0_0_F3->0_0_V01S0000;1;X38/Y6/V02N0201;X38/Y7/0_-1_V01S0000->0_-1_V02N0201;1;X38/Y5/D2;X38/Y5/0_1_V02N0201->0_0_D2;1;X38/Y5/C2_SLICE;X38/Y5/0_0_D2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.uart_rx_ready_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 4220 ] ,
          "attributes": {
            "ROUTING": "X44/Y5/F0_SLICE;;1;X44/Y5/F0;X44/Y5/0_0_F0_SLICE->0_0_F0;1;X44/Y5/DI0;X44/Y5/0_0_F0->0_0_DI0;1;X44/Y5/DI0_SLICE;X44/Y5/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.uart_rx_ready_LUT4_D_Z[3]": {
          "hide_name": 0,
          "bits": [ 4218 ] ,
          "attributes": {
            "ROUTING": "X40/Y5/F0_SLICE;;1;X40/Y5/F0;X40/Y5/0_0_F0_SLICE->0_0_F0;1;X40/Y5/DI0;X40/Y5/0_0_F0->0_0_DI0;1;X40/Y5/DI0_SLICE;X40/Y5/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_PFUMX_Z_C0[0]": {
          "hide_name": 0,
          "bits": [ 2527 ] ,
          "attributes": {
            "ROUTING": "X49/Y3/H01W0000;X49/Y3/0_0_Q1->0_0_H01W0000;1;X48/Y3/C1;X48/Y3/1_0_H01W0000->0_0_C1;1;X48/Y3/A1_SLICE;X48/Y3/0_0_C1->0_0_A1_SLICE;1;X49/Y3/Q1_SLICE;;1;X49/Y3/Q1;X49/Y3/0_0_Q1_SLICE->0_0_Q1;1;X49/Y4/B1;X49/Y4/0_0_V02S0301->0_0_B1;1;X49/Y4/V02S0301;X49/Y3/0_0_Q1->0_1_V02S0301;1;X49/Y4/A1_SLICE;X49/Y4/0_0_B1->0_0_A1_SLICE;1",
            "hdlname": "myuart rx_gen.rxuart bit_timer",
            "src": "rx_uart.v:21.16-21.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z_PFUMX_Z_C0[1]": {
          "hide_name": 0,
          "bits": [ 2525 ] ,
          "attributes": {
            "ROUTING": "X50/Y4/H01W0100;X50/Y4/0_0_Q7->0_0_H01W0100;1;X49/Y4/B0;X49/Y4/1_0_H01W0100->0_0_B0;1;X49/Y4/A0_SLICE;X49/Y4/0_0_B0->0_0_A0_SLICE;1;X50/Y4/Q7_SLICE;;1;X50/Y4/Q7;X50/Y4/0_0_Q7_SLICE->0_0_Q7;1;X50/Y3/V01N0001;X50/Y4/0_0_Q7->0_-1_V01N0001;1;X49/Y3/H02W0001;X50/Y3/0_0_V01N0001->-1_0_H02W0001;1;X48/Y3/D1;X48/Y3/1_0_H02W0001->0_0_D1;1;X48/Y3/B1_SLICE;X48/Y3/0_0_D1->0_0_B1_SLICE;1",
            "hdlname": "myuart rx_gen.rxuart bit_timer",
            "src": "rx_uart.v:21.16-21.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z[4]": {
          "hide_name": 0,
          "bits": [ 2522 ] ,
          "attributes": {
            "ROUTING": "X50/Y3/M2;X50/Y3/0_0_V00B0100->0_0_M2;1;X50/Y3/M2_SLICE;X50/Y3/0_0_M2->0_0_M2_SLICE;1;X48/Y3/F7_SLICE;;1;X48/Y3/F7;X48/Y3/0_0_F7_SLICE->0_0_F7;1;X49/Y3/H02E0501;X48/Y3/0_0_F7->1_0_H02E0501;1;X50/Y3/V00B0100;X50/Y3/-1_0_H02E0501->0_0_V00B0100;1;X50/Y3/M0;X50/Y3/0_0_V00B0100->0_0_M0;1;X50/Y3/M0_SLICE;X50/Y3/0_0_M0->0_0_M0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_D[0]": {
          "hide_name": 0,
          "bits": [ 2520 ] ,
          "attributes": {
            "ROUTING": "X48/Y3/C3;X48/Y3/0_0_H02E0401->0_0_C3;1;X48/Y3/C3_SLICE;X48/Y3/0_0_C3->0_0_C3_SLICE;1;X49/Y3/C1;X49/Y3/-1_0_H02E0401->0_0_C1;1;X49/Y3/C1_SLICE;X49/Y3/0_0_C1->0_0_C1_SLICE;1;X49/Y3/C3;X49/Y3/-1_0_H02E0401->0_0_C3;1;X49/Y3/C3_SLICE;X49/Y3/0_0_C3->0_0_C3_SLICE;1;X47/Y3/F6_SLICE;;1;X47/Y3/F6;X47/Y3/0_0_F6_SLICE->0_0_F6;1;X48/Y3/H02E0401;X47/Y3/0_0_F6->1_0_H02E0401;1;X48/Y3/C7;X48/Y3/0_0_H02E0401->0_0_C7;1;X48/Y3/D7_SLICE;X48/Y3/0_0_C7->0_0_D7_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_2_Z[2]": {
          "hide_name": 0,
          "bits": [ 2508 ] ,
          "attributes": {
            "ROUTING": "X46/Y3/H06W0303;X49/Y3/1_0_H01W0100->-3_0_H06W0303;1;X44/Y3/H02E0501;X43/Y3/3_0_H06W0303->1_0_H02E0501;1;X44/Y3/A2;X44/Y3/0_0_H02E0501->0_0_A2;1;X44/Y3/C2_SLICE;X44/Y3/0_0_A2->0_0_C2_SLICE;1;X50/Y3/C1_SLICE;X50/Y3/0_0_A1->0_0_C1_SLICE;1;X47/Y3/A4;X47/Y3/1_0_H02W0501->0_0_A4;1;X47/Y3/B4_SLICE;X47/Y3/0_0_A4->0_0_B4_SLICE;1;X47/Y4/D5;X47/Y4/0_0_V02S0401->0_0_D5;1;X47/Y4/B5_SLICE;X47/Y4/0_0_D5->0_0_B5_SLICE;1;X48/Y3/H00R0100;X48/Y3/0_0_H02W0501->0_0_H00R0100;1;X48/Y3/D7;X48/Y3/0_0_H00R0100->0_0_D7;1;X48/Y3/B7_SLICE;X48/Y3/0_0_D7->0_0_B7_SLICE;1;X47/Y4/V02S0701;X47/Y3/0_0_H06W0203->0_1_V02S0701;1;X47/Y4/B7;X47/Y4/0_0_V02S0701->0_0_B7;1;X47/Y4/C7_SLICE;X47/Y4/0_0_B7->0_0_C7_SLICE;1;X43/Y3/C1;X43/Y3/0_0_H00R0100->0_0_C1;1;X43/Y3/C1_SLICE;X43/Y3/0_0_C1->0_0_C1_SLICE;1;X43/Y3/C2;X43/Y3/0_0_H00R0100->0_0_C2;1;X43/Y3/C2_SLICE;X43/Y3/0_0_C2->0_0_C2_SLICE;1;X43/Y3/C0;X43/Y3/0_0_H00R0100->0_0_C0;1;X43/Y3/B0_SLICE;X43/Y3/0_0_C0->0_0_B0_SLICE;1;X50/Y3/H01W0000;X50/Y3/0_0_Q4->0_0_H01W0000;1;X46/Y3/H06W0203;X49/Y3/1_0_H01W0000->-3_0_H06W0203;1;X46/Y4/V02S0701;X46/Y3/0_0_H06W0203->0_1_V02S0701;1;X46/Y4/B7;X46/Y4/0_0_V02S0701->0_0_B7;1;X46/Y4/B7_SLICE;X46/Y4/0_0_B7->0_0_B7_SLICE;1;X44/Y2/C2;X44/Y2/0_0_V02N0401->0_0_C2;1;X44/Y2/C2_SLICE;X44/Y2/0_0_C2->0_0_C2_SLICE;1;X45/Y3/H02E0701;X44/Y3/3_0_H06W0203->1_0_H02E0701;1;X45/Y3/A3;X45/Y3/0_0_H02E0701->0_0_A3;1;X45/Y3/B3_SLICE;X45/Y3/0_0_A3->0_0_B3_SLICE;1;X43/Y2/C2_SLICE;X43/Y2/0_0_A2->0_0_C2_SLICE;1;X50/Y3/H00R0000;X50/Y3/0_0_Q4->0_0_H00R0000;1;X50/Y3/A1;X50/Y3/0_0_H00R0000->0_0_A1;1;X45/Y2/V02N0401;X45/Y3/0_0_H02E0401->0_-1_V02N0401;1;X45/Y2/D4;X45/Y2/0_0_V02N0401->0_0_D4;1;X45/Y2/C4_SLICE;X45/Y2/0_0_D4->0_0_C4_SLICE;1;X43/Y2/V02N0701;X43/Y3/0_0_H02W0701->0_-1_V02N0701;1;X43/Y2/A2;X43/Y2/0_0_V02N0701->0_0_A2;1;X43/Y3/H02W0701;X44/Y3/3_0_H06W0203->-1_0_H02W0701;1;X43/Y3/H00R0100;X43/Y3/0_0_H02W0701->0_0_H00R0100;1;X43/Y3/D7;X43/Y3/0_0_H00R0100->0_0_D7;1;X43/Y3/D7_SLICE;X43/Y3/0_0_D7->0_0_D7_SLICE;1;X44/Y2/V02N0401;X44/Y3/3_0_H06W0203->0_-1_V02N0401;1;X44/Y2/C1;X44/Y2/0_0_V02N0401->0_0_C1;1;X44/Y2/D1_SLICE;X44/Y2/0_0_C1->0_0_D1_SLICE;1;X50/Y3/Q4_SLICE;;1;X50/Y3/Q4;X50/Y3/0_0_Q4_SLICE->0_0_Q4;1;X47/Y3/H06W0203;X50/Y3/0_0_Q4->-3_0_H06W0203;1;X45/Y3/H02E0401;X44/Y3/3_0_H06W0203->1_0_H02E0401;1;X50/Y3/H01W0100;X50/Y3/0_0_Q4->0_0_H01W0100;1;X47/Y4/V02S0401;X47/Y3/0_0_H06W0203->0_1_V02S0401;1;X48/Y3/H02W0501;X49/Y3/1_0_H01W0100->-1_0_H02W0501;1",
            "hdlname": "myuart rx_gen.rxuart rx_pin",
            "src": "rx_uart.v:9.11-9.17",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD[1]": {
          "hide_name": 0,
          "bits": [ 2505 ] ,
          "attributes": {
            "ROUTING": "X47/Y4/C2;X47/Y4/0_0_F6->0_0_C2;1;X47/Y4/C2_SLICE;X47/Y4/0_0_C2->0_0_C2_SLICE;1;X47/Y4/F6_SLICE;;1;X47/Y4/F6;X47/Y4/0_0_F6_SLICE->0_0_F6;1;X47/Y4/C3;X47/Y4/0_0_F6->0_0_C3;1;X47/Y4/B3_SLICE;X47/Y4/0_0_C3->0_0_B3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_LUT4_Z_D[0]": {
          "hide_name": 0,
          "bits": [ 2504 ] ,
          "attributes": {
            "ROUTING": "X47/Y3/V02N0601;X47/Y4/0_0_Q6->0_-1_V02N0601;1;X47/Y3/H00R0000;X47/Y3/0_0_V02N0601->0_0_H00R0000;1;X47/Y3/B4;X47/Y3/0_0_H00R0000->0_0_B4;1;X47/Y3/A4_SLICE;X47/Y3/0_0_B4->0_0_A4_SLICE;1;X47/Y4/C6;X47/Y4/0_0_Q6->0_0_C6;1;X47/Y4/B6_SLICE;X47/Y4/0_0_C6->0_0_B6_SLICE;1;X47/Y4/H01W0000;X47/Y4/0_0_Q6->0_0_H01W0000;1;X47/Y4/D7;X47/Y4/0_0_H01W0000->0_0_D7;1;X47/Y4/B7_SLICE;X47/Y4/0_0_D7->0_0_B7_SLICE;1;X46/Y4/H02W0601;X47/Y4/0_0_Q6->-1_0_H02W0601;1;X45/Y3/V02N0601;X45/Y4/1_0_H02W0601->0_-1_V02N0601;1;X45/Y2/H00R0000;X45/Y2/0_1_V02N0601->0_0_H00R0000;1;X45/Y2/B3;X45/Y2/0_0_H00R0000->0_0_B3;1;X45/Y2/A3_SLICE;X45/Y2/0_0_B3->0_0_A3_SLICE;1;X47/Y4/Q6_SLICE;;1;X47/Y4/Q6;X47/Y4/0_0_Q6_SLICE->0_0_Q6;1;X48/Y3/V02N0701;X48/Y4/0_0_H01E0101->0_-1_V02N0701;1;X48/Y3/B7;X48/Y3/0_0_V02N0701->0_0_B7;1;X48/Y4/H01E0101;X47/Y4/0_0_Q6->1_0_H01E0101;1;X48/Y3/A7_SLICE;X48/Y3/0_0_B7->0_0_A7_SLICE;1",
            "onehot": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.data_latch[3]": {
          "hide_name": 0,
          "bits": [ 4105 ] ,
          "attributes": {
            "ROUTING": "X35/Y2/Q4_SLICE;;1;X35/Y2/Q4;X35/Y2/0_0_Q4_SLICE->0_0_Q4;1;X35/Y2/C4;X35/Y2/0_0_Q4->0_0_C4;1;X35/Y2/A4_SLICE;X35/Y2/0_0_C4->0_0_A4_SLICE;1",
            "src": "tx_uart.v:24.15-24.25",
            "hdlname": "myuart tx_gen.txuart data_latch"
          }
        },
        "myuart.rx_gen.rx_read_LUT4_C_Z[2]": {
          "hide_name": 0,
          "bits": [ 2498 ] ,
          "attributes": {
            "ROUTING": "X47/Y3/V02N0401;X47/Y4/0_0_H01E0001->0_-1_V02N0401;1;X47/Y3/D4;X47/Y3/0_0_V02N0401->0_0_D4;1;X47/Y3/C4_SLICE;X47/Y3/0_0_D4->0_0_C4_SLICE;1;X45/Y4/LSR0_SLICE;X45/Y4/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X45/Y4/LSR0;X45/Y4/0_0_H02W0301->0_0_LSR0;1;X45/Y4/H02W0301;X46/Y4/0_0_F3->-1_0_H02W0301;1;X45/Y4/MUXLSR0;X45/Y4/0_0_LSR0->0_0_MUXLSR0;1;X47/Y4/C7;X47/Y4/0_0_H01E0001->0_0_C7;1;X47/Y4/D7_SLICE;X47/Y4/0_0_C7->0_0_D7_SLICE;1;X47/Y4/H01E0001;X46/Y4/0_0_F3->1_0_H01E0001;1;X47/Y4/C5;X47/Y4/0_0_H01E0001->0_0_C5;1;X47/Y4/C5_SLICE;X47/Y4/0_0_C5->0_0_C5_SLICE;1;X46/Y4/F3_SLICE;;1;X46/Y4/F3;X46/Y4/0_0_F3_SLICE->0_0_F3;1;X46/Y3/V01N0001;X46/Y4/0_0_F3->0_-1_V01N0001;1;X45/Y3/H02W0401;X46/Y3/0_0_V01N0001->-1_0_H02W0401;1;X45/Y3/C3;X45/Y3/0_0_H02W0401->0_0_C3;1;X45/Y3/C3_SLICE;X45/Y3/0_0_C3->0_0_C3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 2495 ] ,
          "attributes": {
            "ROUTING": "X33/Y2/D3;X33/Y2/1_0_H02W0001->0_0_D3;1;X33/Y2/C3_SLICE;X33/Y2/0_0_D3->0_0_C3_SLICE;1;X43/Y5/B5_SLICE;X43/Y5/0_0_D5->0_0_B5_SLICE;1;X41/Y5/H02W0401;X42/Y5/0_0_V02N0401->-1_0_H02W0401;1;X40/Y5/C1;X40/Y5/1_0_H02W0401->0_0_C1;1;X40/Y5/D1_SLICE;X40/Y5/0_0_C1->0_0_D1_SLICE;1;X42/Y5/B0_SLICE;X42/Y5/0_0_C0->0_0_B0_SLICE;1;X49/Y5/V02N0001;X49/Y6/-3_0_H06E0003->0_-1_V02N0001;1;X48/Y4/H02W0001;X49/Y4/0_1_V02N0001->-1_0_H02W0001;1;X47/Y4/D6;X47/Y4/1_0_H02W0001->0_0_D6;1;X47/Y4/D6_SLICE;X47/Y4/0_0_D6->0_0_D6_SLICE;1;X46/Y3/H02E0101;X45/Y3/-1_0_H02E0001->1_0_H02E0101;1;X46/Y3/B5;X46/Y3/0_0_H02E0101->0_0_B5;1;X46/Y3/C5_SLICE;X46/Y3/0_0_B5->0_0_C5_SLICE;1;X40/Y5/D0;X40/Y5/1_0_H02W0201->0_0_D0;1;X40/Y5/D0_SLICE;X40/Y5/0_0_D0->0_0_D0_SLICE;1;X46/Y4/A4;X46/Y4/0_1_V02N0301->0_0_A4;1;X46/Y4/C4_SLICE;X46/Y4/0_0_A4->0_0_C4_SLICE;1;X43/Y4/B6;X43/Y4/0_0_V00B0000->0_0_B6;1;X43/Y4/B6_SLICE;X43/Y4/0_0_B6->0_0_B6_SLICE;1;X41/Y5/V02N0201;X41/Y6/1_0_H02W0201->0_-1_V02N0201;1;X41/Y5/D0;X41/Y5/0_0_V02N0201->0_0_D0;1;X42/Y6/H02W0201;X43/Y6/0_0_Q0->-1_0_H02W0201;1;X41/Y5/B0_SLICE;X41/Y5/0_0_D0->0_0_B0_SLICE;1;X38/Y3/B7;X38/Y3/0_0_H02E0301->0_0_B7;1;X38/Y3/C7_SLICE;X38/Y3/0_0_B7->0_0_C7_SLICE;1;X33/Y2/B4_SLICE;X33/Y2/0_0_B4->0_0_B4_SLICE;1;X42/Y5/V02N0201;X42/Y6/1_0_H01W0000->0_-1_V02N0201;1;X41/Y4/H02W0201;X42/Y4/0_1_V02N0201->-1_0_H02W0201;1;X40/Y4/D5;X40/Y4/1_0_H02W0201->0_0_D5;1;X40/Y4/D5_SLICE;X40/Y4/0_0_D5->0_0_D5_SLICE;1;X39/Y3/V00T0000;X39/Y3/-1_0_H02E0001->0_0_V00T0000;1;X39/Y3/C7;X39/Y3/0_0_V00T0000->0_0_C7;1;X39/Y3/C7_SLICE;X39/Y3/0_0_C7->0_0_C7_SLICE;1;X41/Y3/B7_SLICE;X41/Y3/0_0_B7->0_0_B7_SLICE;1;X46/Y3/D4;X46/Y3/0_0_V02N0601->0_0_D4;1;X46/Y3/D4_SLICE;X46/Y3/0_0_D4->0_0_D4_SLICE;1;X43/Y3/V06N0003;X43/Y6/0_0_Q0->0_-3_V06N0003;1;X40/Y5/D3;X40/Y5/1_0_H02W0201->0_0_D3;1;X41/Y5/H02W0201;X42/Y5/0_0_V02N0201->-1_0_H02W0201;1;X40/Y5/D3_SLICE;X40/Y5/0_0_D3->0_0_D3_SLICE;1;X46/Y2/D2;X46/Y2/0_1_V02N0001->0_0_D2;1;X46/Y2/D2_SLICE;X46/Y2/0_0_D2->0_0_D2_SLICE;1;X46/Y2/D0;X46/Y2/0_1_V02N0001->0_0_D0;1;X46/Y2/D0_SLICE;X46/Y2/0_0_D0->0_0_D0_SLICE;1;X46/Y5/V02N0301;X46/Y6/0_0_H06E0003->0_-1_V02N0301;1;X46/Y3/V02N0601;X46/Y4/0_1_V02N0301->0_-1_V02N0601;1;X46/Y4/D3;X46/Y4/0_1_V02N0001->0_0_D3;1;X46/Y4/D3_SLICE;X46/Y4/0_0_D3->0_0_D3_SLICE;1;X42/Y3/H02W0301;X43/Y3/0_0_V06N0003->-1_0_H02W0301;1;X41/Y3/B7;X41/Y3/1_0_H02W0301->0_0_B7;1;X46/Y2/D3;X46/Y2/0_1_V02N0001->0_0_D3;1;X46/Y2/D3_SLICE;X46/Y2/0_0_D3->0_0_D3_SLICE;1;X46/Y3/V02N0001;X46/Y4/0_1_V02N0001->0_-1_V02N0001;1;X44/Y3/H02E0001;X43/Y3/0_0_V06N0003->1_0_H02E0001;1;X44/Y3/D7;X44/Y3/0_0_H02E0001->0_0_D7;1;X46/Y5/V02N0001;X46/Y6/0_0_H06E0003->0_-1_V02N0001;1;X42/Y5/V02N0401;X42/Y6/1_0_H01W0000->0_-1_V02N0401;1;X42/Y5/C0;X42/Y5/0_0_V02N0401->0_0_C0;1;X46/Y6/H06E0003;X43/Y6/0_0_Q0->3_0_H06E0003;1;X46/Y2/C1_SLICE;X46/Y2/0_0_C1->0_0_C1_SLICE;1;X44/Y3/D7_SLICE;X44/Y3/0_0_D7->0_0_D7_SLICE;1;X46/Y2/C1;X46/Y2/0_1_V02N0601->0_0_C1;1;X38/Y3/H02E0301;X37/Y3/0_0_V06N0003->1_0_H02E0301;1;X43/Y6/H01W0000;X43/Y6/0_0_Q0->0_0_H01W0000;1;X42/Y3/V06N0003;X42/Y6/1_0_H01W0000->0_-3_V06N0003;1;X41/Y3/H02W0001;X42/Y3/0_0_V06N0003->-1_0_H02W0001;1;X40/Y3/D1;X40/Y3/1_0_H02W0001->0_0_D1;1;X40/Y3/D1_SLICE;X40/Y3/0_0_D1->0_0_D1_SLICE;1;X38/Y3/H02E0001;X37/Y3/0_0_V06N0003->1_0_H02E0001;1;X33/Y2/B5;X33/Y2/1_0_H02W0101->0_0_B5;1;X33/Y2/B5_SLICE;X33/Y2/0_0_B5->0_0_B5_SLICE;1;X43/Y5/V02N0201;X43/Y6/0_0_Q0->0_-1_V02N0201;1;X43/Y4/V00B0000;X43/Y4/0_1_V02N0201->0_0_V00B0000;1;X34/Y2/H02W0101;X35/Y2/1_0_H02W0001->-1_0_H02W0101;1;X33/Y2/B4;X33/Y2/1_0_H02W0101->0_0_B4;1;X33/Y3/D0;X33/Y3/1_0_H02W0001->0_0_D0;1;X33/Y3/C0_SLICE;X33/Y3/0_0_D0->0_0_C0_SLICE;1;X33/Y2/D2;X33/Y2/1_0_H02W0001->0_0_D2;1;X33/Y2/D2_SLICE;X33/Y2/0_0_D2->0_0_D2_SLICE;1;X37/Y3/V06N0003;X37/Y6/3_0_H06W0003->0_-3_V06N0003;1;X36/Y3/H02W0001;X37/Y3/0_0_V06N0003->-1_0_H02W0001;1;X34/Y3/H02W0001;X35/Y3/1_0_H02W0001->-1_0_H02W0001;1;X33/Y3/D1;X33/Y3/1_0_H02W0001->0_0_D1;1;X33/Y3/C1_SLICE;X33/Y3/0_0_D1->0_0_C1_SLICE;1;X43/Y6/Q0_SLICE;;1;X43/Y6/Q0;X43/Y6/0_0_Q0_SLICE->0_0_Q0;1;X40/Y6/H06W0003;X43/Y6/0_0_Q0->-3_0_H06W0003;1;X37/Y5/V02N0001;X37/Y6/3_0_H06W0003->0_-1_V02N0001;1;X37/Y3/V02N0001;X37/Y4/0_1_V02N0001->0_-1_V02N0001;1;X36/Y2/H02W0001;X37/Y2/0_1_V02N0001->-1_0_H02W0001;1;X34/Y2/H02W0001;X35/Y2/1_0_H02W0001->-1_0_H02W0001;1;X43/Y5/V01N0001;X43/Y6/0_0_Q0->0_-1_V01N0001;1;X43/Y5/D5;X43/Y5/0_0_V01N0001->0_0_D5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "hdlname": "myuart tx_gen.txuart rst_n"
          }
        },
        "myuart.rx_gen.rx_read": {
          "hide_name": 0,
          "bits": [ 2486 ] ,
          "attributes": {
            "ROUTING": "X46/Y4/C6;X46/Y4/1_0_H01E0101->0_0_C6;1;X46/Y4/C6_SLICE;X46/Y4/0_0_C6->0_0_C6_SLICE;1;X47/Y4/H01E0101;X46/Y4/0_0_Q2->1_0_H01E0101;1;X47/Y4/B6;X47/Y4/0_0_H01E0101->0_0_B6;1;X47/Y4/C6_SLICE;X47/Y4/0_0_B6->0_0_C6_SLICE;1;X46/Y4/C3_SLICE;X46/Y4/0_0_C3->0_0_C3_SLICE;1;X46/Y4/H00L0000;X46/Y4/0_0_Q2->0_0_H00L0000;1;X46/Y4/C2;X46/Y4/0_0_H00L0000->0_0_C2;1;X46/Y4/C2_SLICE;X46/Y4/0_0_C2->0_0_C2_SLICE;1;X46/Y3/B5_SLICE;X46/Y3/0_0_C5->0_0_B5_SLICE;1;X46/Y3/C5;X46/Y3/0_0_V02N0201->0_0_C5;1;X46/Y4/C3;X46/Y4/0_0_H00L0000->0_0_C3;1;X46/Y3/V02N0201;X46/Y4/0_0_Q2->0_-1_V02N0201;1;X46/Y2/D1;X46/Y2/0_1_V02N0201->0_0_D1;1;X46/Y2/B1_SLICE;X46/Y2/0_0_D1->0_0_B1_SLICE;1;X45/Y3/V02N0701;X45/Y4/1_0_H01W0100->0_-1_V02N0701;1;X45/Y2/B4;X45/Y2/0_1_V02N0701->0_0_B4;1;X45/Y2/D4_SLICE;X45/Y2/0_0_B4->0_0_D4_SLICE;1;X46/Y3/V01N0101;X46/Y4/0_0_Q2->0_-1_V01N0101;1;X47/Y3/H02E0501;X46/Y3/0_0_V01N0101->1_0_H02E0501;1;X48/Y3/A7;X48/Y3/-1_0_H02E0501->0_0_A7;1;X48/Y3/C7_SLICE;X48/Y3/0_0_A7->0_0_C7_SLICE;1;X46/Y4/Q2_SLICE;;1;X46/Y4/Q2;X46/Y4/0_0_Q2_SLICE->0_0_Q2;1;X45/Y3/V02N0501;X45/Y4/1_0_H01W0100->0_-1_V02N0501;1;X45/Y3/B5;X45/Y3/0_0_V02N0501->0_0_B5;1;X46/Y4/H01W0100;X46/Y4/0_0_Q2->0_0_H01W0100;1;X45/Y3/A5_SLICE;X45/Y3/0_0_B5->0_0_A5_SLICE;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "rx_uart.v:10.11-10.18",
            "hdlname": "myuart rx_gen.rxuart rx_read"
          }
        },
        "myuart.tx_gen.txuart.data_latch[1]": {
          "hide_name": 0,
          "bits": [ 4103 ] ,
          "attributes": {
            "ROUTING": "X36/Y2/Q3_SLICE;;1;X36/Y2/Q3;X36/Y2/0_0_Q3_SLICE->0_0_Q3;1;X35/Y2/H02W0101;X36/Y2/0_0_Q3->-1_0_H02W0101;1;X35/Y2/B7;X35/Y2/0_0_H02W0101->0_0_B7;1;X35/Y2/B7_SLICE;X35/Y2/0_0_B7->0_0_B7_SLICE;1",
            "src": "tx_uart.v:24.15-24.25",
            "hdlname": "myuart tx_gen.txuart data_latch"
          }
        },
        "uart_tx_start_LUT4_C_Z[1]": {
          "hide_name": 0,
          "bits": [ 3440 ] ,
          "attributes": {
            "ROUTING": "X37/Y4/D7;X37/Y4/0_0_F2->0_0_D7;1;X37/Y4/D7_SLICE;X37/Y4/0_0_D7->0_0_D7_SLICE;1;X37/Y4/F5B_SLICE;;1;X37/Y4/F2;X37/Y4/0_0_F5B_SLICE->0_0_F2;1;X37/Y4/H01W0000;X37/Y4/0_0_F2->0_0_H01W0000;1;X36/Y3/V02N0201;X36/Y4/1_0_H01W0000->0_-1_V02N0201;1;X36/Y3/D0;X36/Y3/0_0_V02N0201->0_0_D0;1;X36/Y3/D0_SLICE;X36/Y3/0_0_D0->0_0_D0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_PFUMX_Z_C0[2]": {
          "hide_name": 0,
          "bits": [ 3866 ] ,
          "attributes": {
            "ROUTING": "X35/Y3/V01S0100;X35/Y3/0_0_Q2->0_0_V01S0100;1;X35/Y4/C3;X35/Y4/0_-1_V01S0100->0_0_C3;1;X35/Y4/C3_SLICE;X35/Y4/0_0_C3->0_0_C3_SLICE;1;X35/Y3/Q2_SLICE;;1;X35/Y3/Q2;X35/Y3/0_0_Q2_SLICE->0_0_Q2;1;X35/Y3/H01W0100;X35/Y3/0_0_Q2->0_0_H01W0100;1;X34/Y4/V02S0501;X34/Y3/1_0_H01W0100->0_1_V02S0501;1;X34/Y5/B7;X34/Y5/0_-1_V02S0501->0_0_B7;1;X34/Y5/A7_SLICE;X34/Y5/0_0_B7->0_0_A7_SLICE;1",
            "hdlname": "myuart tx_gen.txuart bit_timer",
            "src": "tx_uart.v:22.16-22.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_Z_PFUMX_BLUT_C0_LUT4_Z_D_PFUMX_Z_C0[3]": {
          "hide_name": 0,
          "bits": [ 3864 ] ,
          "attributes": {
            "ROUTING": "X34/Y3/V01S0100;X34/Y3/0_0_Q2->0_0_V01S0100;1;X34/Y5/V02S0501;X34/Y4/0_-1_V01S0100->0_1_V02S0501;1;X34/Y5/B6;X34/Y5/0_0_V02S0501->0_0_B6;1;X34/Y5/A6_SLICE;X34/Y5/0_0_B6->0_0_A6_SLICE;1;X34/Y3/Q2_SLICE;;1;X34/Y3/Q2;X34/Y3/0_0_Q2_SLICE->0_0_Q2;1;X34/Y3/V01S0000;X34/Y3/0_0_Q2->0_0_V01S0000;1;X35/Y4/D3;X35/Y4/0_0_H02E0201->0_0_D3;1;X35/Y4/H02E0201;X34/Y4/0_-1_V01S0000->1_0_H02E0201;1;X35/Y4/D3_SLICE;X35/Y4/0_0_D3->0_0_D3_SLICE;1",
            "hdlname": "myuart tx_gen.txuart bit_timer",
            "src": "tx_uart.v:22.16-22.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt[0]": {
          "hide_name": 0,
          "bits": [ 3434 ] ,
          "attributes": {
            "ROUTING": "X37/Y4/D0;X37/Y4/0_0_Q0->0_0_D0;1;X37/Y4/D0_SLICE;X37/Y4/0_0_D0->0_0_D0_SLICE;1;X37/Y5/V02S0201;X37/Y4/0_0_Q0->0_1_V02S0201;1;X37/Y5/V00B0000;X37/Y5/0_0_V02S0201->0_0_V00B0000;1;X37/Y5/A2;X37/Y5/0_0_V00B0000->0_0_A2;1;X37/Y5/B2_SLICE;X37/Y5/0_0_A2->0_0_B2_SLICE;1;X37/Y4/V01S0000;X37/Y4/0_0_Q0->0_0_V01S0000;1;X38/Y5/H02E0001;X37/Y5/0_-1_V01S0000->1_0_H02E0001;1;X38/Y5/D7;X38/Y5/0_0_H02E0001->0_0_D7;1;X38/Y5/D7_SLICE;X38/Y5/0_0_D7->0_0_D7_SLICE;1;X37/Y4/Q0_SLICE;;1;X37/Y4/Q0;X37/Y4/0_0_Q0_SLICE->0_0_Q0;1;X38/Y5/V02S0501;X38/Y4/0_0_H01E0101->0_1_V02S0501;1;X38/Y6/A2;X38/Y6/0_-1_V02S0501->0_0_A2;1;X38/Y4/H01E0101;X37/Y4/0_0_Q0->1_0_H01E0101;1;X38/Y6/A2_SLICE;X38/Y6/0_0_A2->0_0_A2_SLICE;1",
            "src": "uart.v:33.40-33.51",
            "hdlname": "myuart tx_gen.tx_fifo_cnt"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_1_S0": {
          "hide_name": 0,
          "bits": [ 2472 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI[0]": {
          "hide_name": 0,
          "bits": [ 3433 ] ,
          "attributes": {
            "ROUTING": "X37/Y4/F0_SLICE;;1;X37/Y4/F0;X37/Y4/0_0_F0_SLICE->0_0_F0;1;X37/Y4/DI0;X37/Y4/0_0_F0->0_0_DI0;1;X37/Y4/DI0_SLICE;X37/Y4/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt[1]": {
          "hide_name": 0,
          "bits": [ 3431 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/H02W0201;X38/Y5/0_0_Q2->-1_0_H02W0201;1;X37/Y5/V00T0000;X37/Y5/0_0_H02W0201->0_0_V00T0000;1;X37/Y5/A3;X37/Y5/0_0_V00T0000->0_0_A3;1;X37/Y5/B3_SLICE;X37/Y5/0_0_A3->0_0_B3_SLICE;1;X38/Y6/V02S0201;X38/Y5/0_0_Q2->0_1_V02S0201;1;X38/Y6/V00B0000;X38/Y6/0_0_V02S0201->0_0_V00B0000;1;X38/Y6/A3;X38/Y6/0_0_V00B0000->0_0_A3;1;X38/Y6/A3_SLICE;X38/Y6/0_0_A3->0_0_A3_SLICE;1;X38/Y5/Q2_SLICE;;1;X38/Y5/Q2;X38/Y5/0_0_Q2_SLICE->0_0_Q2;1;X38/Y5/V00T0000;X38/Y5/0_0_Q2->0_0_V00T0000;1;X38/Y5/B7;X38/Y5/0_0_V00T0000->0_0_B7;1;X38/Y5/C7_SLICE;X38/Y5/0_0_B7->0_0_C7_SLICE;1",
            "src": "uart.v:33.40-33.51",
            "hdlname": "myuart tx_gen.tx_fifo_cnt"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI[1]": {
          "hide_name": 0,
          "bits": [ 3430 ] ,
          "attributes": {
            "ROUTING": "X38/Y5/F2_SLICE;;1;X38/Y5/F2;X38/Y5/0_0_F2_SLICE->0_0_F2;1;X38/Y5/DI2;X38/Y5/0_0_F2->0_0_DI2;1;X38/Y5/DI2_SLICE;X38/Y5/0_0_DI2->0_0_DI2_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt[2]": {
          "hide_name": 0,
          "bits": [ 3428 ] ,
          "attributes": {
            "ROUTING": "X38/Y5/V01S0000;X38/Y5/0_0_Q5->0_0_V01S0000;1;X38/Y6/B4;X38/Y6/0_-1_V01S0000->0_0_B4;1;X38/Y6/A4_SLICE;X38/Y6/0_0_B4->0_0_A4_SLICE;1;X37/Y5/H02W0701;X38/Y5/0_0_Q5->-1_0_H02W0701;1;X37/Y5/A4;X37/Y5/0_0_H02W0701->0_0_A4;1;X37/Y5/B4_SLICE;X37/Y5/0_0_A4->0_0_B4_SLICE;1;X38/Y5/Q5_SLICE;;1;X38/Y5/Q5;X38/Y5/0_0_Q5_SLICE->0_0_Q5;1;X38/Y4/V01N0101;X38/Y5/0_0_Q5->0_-1_V01N0101;1;X38/Y5/A7;X38/Y5/0_-1_V01N0101->0_0_A7;1;X38/Y5/B7_SLICE;X38/Y5/0_0_A7->0_0_B7_SLICE;1",
            "src": "uart.v:33.40-33.51",
            "hdlname": "myuart tx_gen.tx_fifo_cnt"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI[2]": {
          "hide_name": 0,
          "bits": [ 3427 ] ,
          "attributes": {
            "ROUTING": "X38/Y5/F5_SLICE;;1;X38/Y5/F5;X38/Y5/0_0_F5_SLICE->0_0_F5;1;X38/Y5/DI5;X38/Y5/0_0_F5->0_0_DI5;1;X38/Y5/DI5_SLICE;X38/Y5/0_0_DI5->0_0_DI5_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt[3]": {
          "hide_name": 0,
          "bits": [ 3425 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/V02N0201;X37/Y6/0_0_Q0->0_-1_V02N0201;1;X37/Y5/H00L0000;X37/Y5/0_0_V02N0201->0_0_H00L0000;1;X37/Y5/B5;X37/Y5/0_0_H00L0000->0_0_B5;1;X37/Y5/B5_SLICE;X37/Y5/0_0_B5->0_0_B5_SLICE;1;X38/Y6/H01E0101;X37/Y6/0_0_Q0->1_0_H01E0101;1;X38/Y6/B5;X38/Y6/0_0_H01E0101->0_0_B5;1;X38/Y6/A5_SLICE;X38/Y6/0_0_B5->0_0_A5_SLICE;1;X37/Y6/Q0_SLICE;;1;X37/Y6/Q0;X37/Y6/0_0_Q0_SLICE->0_0_Q0;1;X38/Y6/H01E0001;X37/Y6/0_0_Q0->1_0_H01E0001;1;X38/Y5/V02N0201;X38/Y6/0_0_H01E0001->0_-1_V02N0201;1;X38/Y5/C7;X38/Y5/0_0_V02N0201->0_0_C7;1;X38/Y5/A7_SLICE;X38/Y5/0_0_C7->0_0_A7_SLICE;1",
            "src": "uart.v:33.40-33.51",
            "hdlname": "myuart tx_gen.tx_fifo_cnt"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI[3]": {
          "hide_name": 0,
          "bits": [ 3424 ] ,
          "attributes": {
            "ROUTING": "X37/Y6/F0_SLICE;;1;X37/Y6/F0;X37/Y6/0_0_F0_SLICE->0_0_F0;1;X37/Y6/DI0;X37/Y6/0_0_F0->0_0_DI0;1;X37/Y6/DI0_SLICE;X37/Y6/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "uart_tx_start_LUT4_C_D[1]": {
          "hide_name": 0,
          "bits": [ 3421 ] ,
          "attributes": {
            "ROUTING": "X38/Y5/V00T0100;X38/Y5/0_0_Q3->0_0_V00T0100;1;X38/Y5/C4;X38/Y5/0_0_V00T0100->0_0_C4;1;X38/Y5/B4_SLICE;X38/Y5/0_0_C4->0_0_B4_SLICE;1;X38/Y6/V02S0301;X38/Y5/0_0_Q3->0_1_V02S0301;1;X38/Y6/A6;X38/Y6/0_0_V02S0301->0_0_A6;1;X38/Y6/A6_SLICE;X38/Y6/0_0_A6->0_0_A6_SLICE;1;X37/Y5/H02W0101;X38/Y5/0_0_Q3->-1_0_H02W0101;1;X37/Y5/B6;X37/Y5/0_0_H02W0101->0_0_B6;1;X37/Y5/B6_SLICE;X37/Y5/0_0_B6->0_0_B6_SLICE;1;X38/Y5/Q3_SLICE;;1;X38/Y5/Q3;X38/Y5/0_0_Q3_SLICE->0_0_Q3;1;X38/Y5/H01W0100;X38/Y5/0_0_Q3->0_0_H01W0100;1;X37/Y4/V02N0101;X37/Y5/1_0_H01W0100->0_-1_V02N0101;1;X37/Y4/B3;X37/Y4/0_0_V02N0101->0_0_B3;1;X37/Y4/B3_SLICE;X37/Y4/0_0_B3->0_0_B3_SLICE;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "hdlname": "myuart tx_gen.tx_fifo_cnt"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI[4]": {
          "hide_name": 0,
          "bits": [ 3420 ] ,
          "attributes": {
            "ROUTING": "X38/Y5/F3_SLICE;;1;X38/Y5/F3;X38/Y5/0_0_F3_SLICE->0_0_F3;1;X38/Y5/DI3;X38/Y5/0_0_F3->0_0_DI3;1;X38/Y5/DI3_SLICE;X38/Y5/0_0_DI3->0_0_DI3_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_1_COUT": {
          "hide_name": 0,
          "bits": [ 2452 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/FCOB_SLICE;;1;X42/Y4/FCIC_SLICE;X42/Y4/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_start_LUT4_C_D[0]": {
          "hide_name": 0,
          "bits": [ 3417 ] ,
          "attributes": {
            "ROUTING": "X37/Y5/H00R0000;X37/Y5/0_0_V02N0401->0_0_H00R0000;1;X37/Y5/A7;X37/Y5/0_0_H00R0000->0_0_A7;1;X37/Y5/B7_SLICE;X37/Y5/0_0_A7->0_0_B7_SLICE;1;X38/Y6/H02E0401;X37/Y6/0_0_Q4->1_0_H02E0401;1;X38/Y6/H00R0000;X38/Y6/0_0_H02E0401->0_0_H00R0000;1;X38/Y6/A7;X38/Y6/0_0_H00R0000->0_0_A7;1;X38/Y6/A7_SLICE;X38/Y6/0_0_A7->0_0_A7_SLICE;1;X37/Y5/V01N0101;X37/Y6/0_0_Q4->0_-1_V01N0101;1;X38/Y5/H02E0101;X37/Y5/0_0_V01N0101->1_0_H02E0101;1;X38/Y5/B4;X38/Y5/0_0_H02E0101->0_0_B4;1;X38/Y5/A4_SLICE;X38/Y5/0_0_B4->0_0_A4_SLICE;1;X37/Y6/Q4_SLICE;;1;X37/Y6/Q4;X37/Y6/0_0_Q4_SLICE->0_0_Q4;1;X37/Y5/V02N0401;X37/Y6/0_0_Q4->0_-1_V02N0401;1;X37/Y4/C3;X37/Y4/0_1_V02N0401->0_0_C3;1;X37/Y4/A3_SLICE;X37/Y4/0_0_C3->0_0_A3_SLICE;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "hdlname": "myuart tx_gen.tx_fifo_cnt"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_DI[5]": {
          "hide_name": 0,
          "bits": [ 3416 ] ,
          "attributes": {
            "ROUTING": "X37/Y6/F4_SLICE;;1;X37/Y6/F4;X37/Y6/0_0_F4_SLICE->0_0_F4;1;X37/Y6/DI4;X37/Y6/0_0_F4->0_0_DI4;1;X37/Y6/DI4_SLICE;X37/Y6/0_0_DI4->0_0_DI4_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo_cnt_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3415 ] ,
          "attributes": {
            "ROUTING": "X37/Y4/H00R0100;X37/Y4/0_0_F7->0_0_H00R0100;1;X37/Y4/CE0;X37/Y4/0_0_H00R0100->0_0_CE0;1;X37/Y4/CE0_SLICE;X37/Y4/0_0_CE0->0_0_CE0_SLICE;1;X37/Y6/CE0;X37/Y6/0_0_H00R0100->0_0_CE0;1;X37/Y6/CE0_SLICE;X37/Y6/0_0_CE0->0_0_CE0_SLICE;1;X38/Y5/H00R0000;X38/Y5/0_0_V02S0601->0_0_H00R0000;1;X38/Y5/CE1;X38/Y5/0_0_H00R0000->0_0_CE1;1;X38/Y5/CE1_SLICE;X38/Y5/0_0_CE1->0_0_CE1_SLICE;1;X38/Y4/H01E0001;X37/Y4/0_0_F7->1_0_H01E0001;1;X38/Y5/V02S0601;X38/Y4/0_0_H01E0001->0_1_V02S0601;1;X38/Y5/CE2;X38/Y5/0_0_V02S0601->0_0_CE2;1;X38/Y5/CE2_SLICE;X38/Y5/0_0_CE2->0_0_CE2_SLICE;1;X37/Y4/F7_SLICE;;1;X37/Y4/F7;X37/Y4/0_0_F7_SLICE->0_0_F7;1;X37/Y5/V02S0701;X37/Y4/0_0_F7->0_1_V02S0701;1;X37/Y6/H00R0100;X37/Y6/0_-1_V02S0701->0_0_H00R0100;1;X37/Y6/CE2;X37/Y6/0_0_H00R0100->0_0_CE2;1;X37/Y6/CE2_SLICE;X37/Y6/0_0_CE2->0_0_CE2_SLICE;1"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[13]": {
          "hide_name": 0,
          "bits": [ 3861 ] ,
          "attributes": {
            "ROUTING": "X35/Y3/F2_SLICE;;1;X35/Y3/F2;X35/Y3/0_0_F2_SLICE->0_0_F2;1;X35/Y3/DI2;X35/Y3/0_0_F2->0_0_DI2;1;X35/Y3/DI2_SLICE;X35/Y3/0_0_DI2->0_0_DI2_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 2442 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_start_LUT4_C_Z[0]": {
          "hide_name": 0,
          "bits": [ 3410 ] ,
          "attributes": {
            "ROUTING": "X38/Y5/A3;X38/Y5/1_0_H01E0001->0_0_A3;1;X38/Y5/D3_SLICE;X38/Y5/0_0_A3->0_0_D3_SLICE;1;X38/Y5/C5;X38/Y5/0_0_F4->0_0_C5;1;X38/Y5/D5_SLICE;X38/Y5/0_0_C5->0_0_D5_SLICE;1;X38/Y5/C2;X38/Y5/0_0_F4->0_0_C2;1;X38/Y5/D2_SLICE;X38/Y5/0_0_C2->0_0_D2_SLICE;1;X38/Y4/H00R0000;X38/Y4/0_0_V02N0601->0_0_H00R0000;1;X38/Y4/CE1;X38/Y4/0_0_H00R0000->0_0_CE1;1;X38/Y4/CE1_SLICE;X38/Y4/0_0_CE1->0_0_CE1_SLICE;1;X38/Y4/CE3;X38/Y4/0_0_V02N0601->0_0_CE3;1;X38/Y4/CE3_SLICE;X38/Y4/0_0_CE3->0_0_CE3_SLICE;1;X38/Y4/V02N0601;X38/Y5/0_0_F4->0_-1_V02N0601;1;X38/Y4/CE2;X38/Y4/0_0_V02N0601->0_0_CE2;1;X38/Y4/CE2_SLICE;X38/Y4/0_0_CE2->0_0_CE2_SLICE;1;X37/Y4/V02N0201;X37/Y5/1_0_H01W0000->0_-1_V02N0201;1;X37/Y4/C7;X37/Y4/0_0_V02N0201->0_0_C7;1;X37/Y4/C7_SLICE;X37/Y4/0_0_C7->0_0_C7_SLICE;1;X37/Y6/V02S0601;X37/Y5/1_0_H01W0000->0_1_V02S0601;1;X37/Y6/H00R0000;X37/Y6/0_0_V02S0601->0_0_H00R0000;1;X37/Y6/D0;X37/Y6/0_0_H00R0000->0_0_D0;1;X39/Y3/CE3;X39/Y3/0_1_V02N0601->0_0_CE3;1;X39/Y3/CE3_SLICE;X39/Y3/0_0_CE3->0_0_CE3_SLICE;1;X38/Y5/H01W0000;X38/Y5/0_0_F4->0_0_H01W0000;1;X37/Y6/D4_SLICE;X37/Y6/0_0_B4->0_0_D4_SLICE;1;X37/Y6/B4;X37/Y6/0_0_H00R0000->0_0_B4;1;X37/Y6/D0_SLICE;X37/Y6/0_0_D0->0_0_D0_SLICE;1;X38/Y4/V02N0401;X38/Y5/0_0_F4->0_-1_V02N0401;1;X38/Y3/D7;X38/Y3/0_1_V02N0401->0_0_D7;1;X38/Y3/D7_SLICE;X38/Y3/0_0_D7->0_0_D7_SLICE;1;X39/Y5/H01E0001;X38/Y5/0_0_F4->1_0_H01E0001;1;X39/Y4/V02N0601;X39/Y5/0_0_H01E0001->0_-1_V02N0601;1;X39/Y3/D7;X39/Y3/0_1_V02N0601->0_0_D7;1;X39/Y3/D7_SLICE;X39/Y3/0_0_D7->0_0_D7_SLICE;1;X36/Y3/D7;X36/Y3/0_1_V02N0401->0_0_D7;1;X36/Y3/D7_SLICE;X36/Y3/0_0_D7->0_0_D7_SLICE;1;X38/Y5/F4_SLICE;;1;X38/Y5/F4;X38/Y5/0_0_F4_SLICE->0_0_F4;1;X37/Y5/H02W0401;X38/Y5/0_0_F4->-1_0_H02W0401;1;X36/Y4/V02N0401;X36/Y5/1_0_H02W0401->0_-1_V02N0401;1;X36/Y3/C0;X36/Y3/0_1_V02N0401->0_0_C0;1;X36/Y3/C0_SLICE;X36/Y3/0_0_C0->0_0_C0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr[4]": {
          "hide_name": 0,
          "bits": [ 3405 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/V01S0000;X38/Y4/0_0_Q6->0_0_V01S0000;1;X38/Y4/B6;X38/Y4/0_0_V01S0000->0_0_B6;1;X38/Y4/B6_SLICE;X38/Y4/0_0_B6->0_0_B6_SLICE;1;X38/Y3/V01N0101;X38/Y4/0_0_Q6->0_-1_V01N0101;1;X38/Y3/C7;X38/Y3/0_0_V01N0101->0_0_C7;1;X38/Y3/B7_SLICE;X38/Y3/0_0_C7->0_0_B7_SLICE;1;X38/Y4/Q6_SLICE;;1;X38/Y4/Q6;X38/Y4/0_0_Q6_SLICE->0_0_Q6;1;X39/Y4/H01E0101;X38/Y4/0_0_Q6->1_0_H01E0101;1;X39/Y3/V02N0701;X39/Y4/0_0_H01E0101->0_-1_V02N0701;1;X39/Y3/B7;X39/Y3/0_0_V02N0701->0_0_B7;1;X39/Y3/B7_SLICE;X39/Y3/0_0_B7->0_0_B7_SLICE;1",
            "src": "uart.v:31.42-31.54",
            "hdlname": "myuart tx_gen.tx_fifo_wptr"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2437 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 2436 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/FCOC_SLICE;;1;X42/Y4/FCID_SLICE;X42/Y4/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_6_C[2]": {
          "hide_name": 0,
          "bits": [ 3860 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/F7_SLICE;;1;X34/Y5/F7;X34/Y5/0_0_F7_SLICE->0_0_F7;1;X35/Y5/H01E0001;X34/Y5/0_0_F7->1_0_H01E0001;1;X35/Y4/V02N0201;X35/Y5/0_0_H01E0001->0_-1_V02N0201;1;X35/Y3/D2;X35/Y3/0_1_V02N0201->0_0_D2;1;X35/Y3/C2_SLICE;X35/Y3/0_0_D2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_LUT4_C_Z[7]": {
          "hide_name": 0,
          "bits": [ 3401 ] ,
          "attributes": {
            "ROUTING": "X36/Y2/F0_SLICE;;1;X36/Y2/F0;X36/Y2/0_0_F0_SLICE->0_0_F0;1;X36/Y2/DI0;X36/Y2/0_0_F0->0_0_DI0;1;X36/Y2/DI0_SLICE;X36/Y2/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[12]": {
          "hide_name": 0,
          "bits": [ 3858 ] ,
          "attributes": {
            "ROUTING": "X34/Y3/F2_SLICE;;1;X34/Y3/F2;X34/Y3/0_0_F2_SLICE->0_0_F2;1;X34/Y3/DI2;X34/Y3/0_0_F2->0_0_DI2;1;X34/Y3/DI2_SLICE;X34/Y3/0_0_DI2->0_0_DI2_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_LUT4_C_Z[4]": {
          "hide_name": 0,
          "bits": [ 3397 ] ,
          "attributes": {
            "ROUTING": "X36/Y2/F1_SLICE;;1;X36/Y2/F1;X36/Y2/0_0_F1_SLICE->0_0_F1;1;X36/Y2/DI1;X36/Y2/0_0_F1->0_0_DI1;1;X36/Y2/DI1_SLICE;X36/Y2/0_0_DI1->0_0_DI1_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_5_C[2]": {
          "hide_name": 0,
          "bits": [ 3857 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/F6_SLICE;;1;X34/Y5/F6;X34/Y5/0_0_F6_SLICE->0_0_F6;1;X34/Y4/V02N0401;X34/Y5/0_0_F6->0_-1_V02N0401;1;X34/Y3/H00R0000;X34/Y3/0_1_V02N0401->0_0_H00R0000;1;X34/Y3/B2;X34/Y3/0_0_H00R0000->0_0_B2;1;X34/Y3/C2_SLICE;X34/Y3/0_0_B2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI[2]": {
          "hide_name": 0,
          "bits": [ 2424 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/F4_SLICE;;1;X42/Y4/F4;X42/Y4/0_0_F4_SLICE->0_0_F4;1;X42/Y4/DI4;X42/Y4/0_0_F4->0_0_DI4;1;X42/Y4/DI4_SLICE;X42/Y4/0_0_DI4->0_0_DI4_SLICE;1",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI[3]": {
          "hide_name": 0,
          "bits": [ 2422 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/F5_SLICE;;1;X42/Y4/F5;X42/Y4/0_0_F5_SLICE->0_0_F5;1;X42/Y4/DI5;X42/Y4/0_0_F5->0_0_DI5;1;X42/Y4/DI5_SLICE;X42/Y4/0_0_DI5->0_0_DI5_SLICE;1",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr[4]": {
          "hide_name": 0,
          "bits": [ 2420 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/H02E0101;X41/Y4/1_0_H01W0100->1_0_H02E0101;1;X42/Y4/B6;X42/Y4/0_0_H02E0101->0_0_B6;1;X42/Y4/B6_SLICE;X42/Y4/0_0_B6->0_0_B6_SLICE;1;X43/Y4/H02E0601;X42/Y4/0_0_Q6->1_0_H02E0601;1;X43/Y4/H00R0000;X43/Y4/0_0_H02E0601->0_0_H00R0000;1;X43/Y4/A6;X43/Y4/0_0_H00R0000->0_0_A6;1;X43/Y4/A6_SLICE;X43/Y4/0_0_A6->0_0_A6_SLICE;1;X42/Y4/Q6_SLICE;;1;X42/Y4/Q6;X42/Y4/0_0_Q6_SLICE->0_0_Q6;1;X42/Y4/H01W0100;X42/Y4/0_0_Q6->0_0_H01W0100;1;X41/Y3/V02N0301;X41/Y4/1_0_H01W0100->0_-1_V02N0301;1;X41/Y3/A7;X41/Y3/0_0_V02N0301->0_0_A7;1;X41/Y3/A7_SLICE;X41/Y3/0_0_A7->0_0_A7_SLICE;1",
            "src": "uart.v:90.42-90.54",
            "hdlname": "myuart rx_gen.rx_fifo_wptr"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI[4]": {
          "hide_name": 0,
          "bits": [ 2419 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/F6_SLICE;;1;X42/Y4/F6;X42/Y4/0_0_F6_SLICE->0_0_F6;1;X42/Y4/DI6;X42/Y4/0_0_F6->0_0_DI6;1;X42/Y4/DI6_SLICE;X42/Y4/0_0_DI6->0_0_DI6_SLICE;1",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI[0]": {
          "hide_name": 0,
          "bits": [ 2417 ] ,
          "attributes": {
            "ROUTING": "X42/Y6/F0_SLICE;;1;X42/Y6/F0;X42/Y6/0_0_F0_SLICE->0_0_F0;1;X42/Y6/DI0;X42/Y6/0_0_F0->0_0_DI0;1;X42/Y6/DI0_SLICE;X42/Y6/0_0_DI0->0_0_DI0_SLICE;1",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_DI[1]": {
          "hide_name": 0,
          "bits": [ 2415 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/F3_SLICE;;1;X42/Y4/F3;X42/Y4/0_0_F3_SLICE->0_0_F3;1;X42/Y4/DI3;X42/Y4/0_0_F3->0_0_DI3;1;X42/Y4/DI3_SLICE;X42/Y4/0_0_DI3->0_0_DI3_SLICE;1",
            "src": "uart.v:136.45-136.64|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2414 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/CE2;X42/Y4/0_0_V02N0601->0_0_CE2;1;X42/Y4/CE2_SLICE;X42/Y4/0_0_CE2->0_0_CE2_SLICE;1;X42/Y6/V02S0601;X42/Y5/0_0_F4->0_1_V02S0601;1;X42/Y6/H00R0000;X42/Y6/0_0_V02S0601->0_0_H00R0000;1;X42/Y6/CE0;X42/Y6/0_0_H00R0000->0_0_CE0;1;X42/Y6/CE0_SLICE;X42/Y6/0_0_CE0->0_0_CE0_SLICE;1;X42/Y4/CE3;X42/Y4/0_0_V02N0601->0_0_CE3;1;X42/Y4/CE3_SLICE;X42/Y4/0_0_CE3->0_0_CE3_SLICE;1;X42/Y5/F4_SLICE;;1;X42/Y5/F4;X42/Y5/0_0_F4_SLICE->0_0_F4;1;X42/Y4/V02N0601;X42/Y5/0_0_F4->0_-1_V02N0601;1;X42/Y4/H00R0000;X42/Y4/0_0_V02N0601->0_0_H00R0000;1;X42/Y4/CE1;X42/Y4/0_0_H00R0000->0_0_CE1;1;X42/Y4/CE1_SLICE;X42/Y4/0_0_CE1->0_0_CE1_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_LUT4_C_Z[5]": {
          "hide_name": 0,
          "bits": [ 3393 ] ,
          "attributes": {
            "ROUTING": "X37/Y2/F0_SLICE;;1;X37/Y2/F0;X37/Y2/0_0_F0_SLICE->0_0_F0;1;X37/Y2/DI0;X37/Y2/0_0_F0->0_0_DI0;1;X37/Y2/DI0_SLICE;X37/Y2/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.tx_gen.txuart.data_latch[2]": {
          "hide_name": 0,
          "bits": [ 4101 ] ,
          "attributes": {
            "ROUTING": "X36/Y2/Q2_SLICE;;1;X36/Y2/Q2;X36/Y2/0_0_Q2_SLICE->0_0_Q2;1;X36/Y2/H01W0100;X36/Y2/0_0_Q2->0_0_H01W0100;1;X35/Y2/D4;X35/Y2/1_0_H01W0100->0_0_D4;1;X35/Y2/B4_SLICE;X35/Y2/0_0_D4->0_0_B4_SLICE;1",
            "src": "tx_uart.v:24.15-24.25",
            "hdlname": "myuart tx_gen.txuart data_latch"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_LUT4_C_Z[6]": {
          "hide_name": 0,
          "bits": [ 3389 ] ,
          "attributes": {
            "ROUTING": "X37/Y2/F2_SLICE;;1;X37/Y2/F2;X37/Y2/0_0_F2_SLICE->0_0_F2;1;X37/Y2/DI2;X37/Y2/0_0_F2->0_0_DI2;1;X37/Y2/DI2_SLICE;X37/Y2/0_0_DI2->0_0_DI2_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_1_S0": {
          "hide_name": 0,
          "bits": [ 2405 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.tx_gen.txuart.data_latch[0]": {
          "hide_name": 0,
          "bits": [ 4099 ] ,
          "attributes": {
            "ROUTING": "X36/Y2/Q6_SLICE;;1;X36/Y2/Q6;X36/Y2/0_0_Q6_SLICE->0_0_Q6;1;X35/Y2/H02W0601;X36/Y2/0_0_Q6->-1_0_H02W0601;1;X35/Y2/H00R0000;X35/Y2/0_0_H02W0601->0_0_H00R0000;1;X35/Y2/A7;X35/Y2/0_0_H00R0000->0_0_A7;1;X35/Y2/C7_SLICE;X35/Y2/0_0_A7->0_0_C7_SLICE;1",
            "src": "tx_uart.v:24.15-24.25",
            "hdlname": "myuart tx_gen.txuart data_latch"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO[0]": {
          "hide_name": 0,
          "bits": [ 3385 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/F3_SLICE;;1;X39/Y2/F3;X39/Y2/0_0_F3_SLICE->0_0_F3;1;X38/Y2/H02W0101;X39/Y2/0_0_F3->-1_0_H02W0101;1;X36/Y2/H02W0101;X37/Y2/1_0_H02W0101->-1_0_H02W0101;1;X36/Y2/B0;X36/Y2/0_0_H02W0101->0_0_B0;1;X36/Y2/B0_SLICE;X36/Y2/0_0_B0->0_0_B0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_1[0]": {
          "hide_name": 0,
          "bits": [ 3384 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/F2_SLICE;;1;X39/Y2/F2;X39/Y2/0_0_F2_SLICE->0_0_F2;1;X38/Y2/H02W0201;X39/Y2/0_0_F2->-1_0_H02W0201;1;X37/Y2/D2;X37/Y2/1_0_H02W0201->0_0_D2;1;X37/Y2/B2_SLICE;X37/Y2/0_0_D2->0_0_B2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_2[0]": {
          "hide_name": 0,
          "bits": [ 3383 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/F1_SLICE;;1;X39/Y2/F1;X39/Y2/0_0_F1_SLICE->0_0_F1;1;X38/Y2/H02W0301;X39/Y2/0_0_F1->-1_0_H02W0301;1;X37/Y2/B0;X37/Y2/1_0_H02W0301->0_0_B0;1;X37/Y2/B0_SLICE;X37/Y2/0_0_B0->0_0_B0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_3[0]": {
          "hide_name": 0,
          "bits": [ 3382 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/F0_SLICE;;1;X39/Y2/F0;X39/Y2/0_0_F0_SLICE->0_0_F0;1;X39/Y2/H01W0100;X39/Y2/0_0_F0->0_0_H01W0100;1;X37/Y2/H02W0701;X38/Y2/1_0_H01W0100->-1_0_H02W0701;1;X36/Y2/A1;X36/Y2/1_0_H02W0701->0_0_A1;1;X36/Y2/B1_SLICE;X36/Y2/0_0_A1->0_0_B1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_LUT4_C_Z[3]": {
          "hide_name": 0,
          "bits": [ 3380 ] ,
          "attributes": {
            "ROUTING": "X38/Y3/F3_SLICE;;1;X38/Y3/F3;X38/Y3/0_0_F3_SLICE->0_0_F3;1;X38/Y3/DI3;X38/Y3/0_0_F3->0_0_DI3;1;X38/Y3/DI3_SLICE;X38/Y3/0_0_DI3->0_0_DI3_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_4_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3851 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/FCOC_SLICE;;1;X34/Y5/FCID_SLICE;X34/Y5/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_LUT4_C_Z[0]": {
          "hide_name": 0,
          "bits": [ 3376 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/F6_SLICE;;1;X38/Y2/F6;X38/Y2/0_0_F6_SLICE->0_0_F6;1;X38/Y2/DI6;X38/Y2/0_0_F6->0_0_DI6;1;X38/Y2/DI6_SLICE;X38/Y2/0_0_DI6->0_0_DI6_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_C_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3850 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/FCOB_SLICE;;1;X34/Y5/FCIC_SLICE;X34/Y5/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "tx_uart.v:80.38-80.54|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_1_COUT": {
          "hide_name": 0,
          "bits": [ 2385 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/FCOB_SLICE;;1;X42/Y2/FCIC_SLICE;X42/Y2/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_LUT4_C_Z[1]": {
          "hide_name": 0,
          "bits": [ 3372 ] ,
          "attributes": {
            "ROUTING": "X37/Y2/F1_SLICE;;1;X37/Y2/F1;X37/Y2/0_0_F1_SLICE->0_0_F1;1;X37/Y2/DI1;X37/Y2/0_0_F1->0_0_DI1;1;X37/Y2/DI1_SLICE;X37/Y2/0_0_DI1->0_0_DI1_SLICE;1"
          }
        },
        "myuart.tx_gen.txuart.data_latch[4]": {
          "hide_name": 0,
          "bits": [ 4097 ] ,
          "attributes": {
            "ROUTING": "X36/Y2/Q5_SLICE;;1;X36/Y2/Q5;X36/Y2/0_0_Q5_SLICE->0_0_Q5;1;X36/Y2/H01W0000;X36/Y2/0_0_Q5->0_0_H01W0000;1;X35/Y2/A5;X35/Y2/1_0_H01W0000->0_0_A5;1;X35/Y2/B5_SLICE;X35/Y2/0_0_A5->0_0_B5_SLICE;1",
            "src": "tx_uart.v:24.15-24.25",
            "hdlname": "myuart tx_gen.txuart data_latch"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_LUT4_C_Z[2]": {
          "hide_name": 0,
          "bits": [ 3368 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/F7_SLICE;;1;X38/Y2/F7;X38/Y2/0_0_F7_SLICE->0_0_F7;1;X38/Y2/DI7;X38/Y2/0_0_F7->0_0_DI7;1;X38/Y2/DI7_SLICE;X38/Y2/0_0_DI7->0_0_DI7_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr[4]": {
          "hide_name": 0,
          "bits": [ 3367 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/V00B0000;X37/Y3/0_0_Q6->0_0_V00B0000;1;X37/Y3/B6;X37/Y3/0_0_V00B0000->0_0_B6;1;X37/Y3/B6_SLICE;X37/Y3/0_0_B6->0_0_B6_SLICE;1;X38/Y3/H02E0601;X37/Y3/0_0_Q6->1_0_H02E0601;1;X38/Y3/C3;X38/Y3/0_0_H02E0601->0_0_C3;1;X38/Y3/D3_SLICE;X38/Y3/0_0_C3->0_0_D3_SLICE;1;X37/Y2/H00R0000;X37/Y2/0_0_V02N0601->0_0_H00R0000;1;X37/Y2/D1;X37/Y2/0_0_H00R0000->0_0_D1;1;X37/Y2/D1_SLICE;X37/Y2/0_0_D1->0_0_D1_SLICE;1;X37/Y2/B2;X37/Y2/0_0_V01N0001->0_0_B2;1;X37/Y2/D2_SLICE;X37/Y2/0_0_B2->0_0_D2_SLICE;1;X37/Y2/V02N0601;X37/Y3/0_0_Q6->0_-1_V02N0601;1;X37/Y2/C0;X37/Y2/0_0_V02N0601->0_0_C0;1;X37/Y2/D0_SLICE;X37/Y2/0_0_C0->0_0_D0_SLICE;1;X38/Y2/C7;X38/Y2/0_0_H02E0401->0_0_C7;1;X38/Y2/D7_SLICE;X38/Y2/0_0_C7->0_0_D7_SLICE;1;X36/Y2/D0;X36/Y2/0_0_V02N0001->0_0_D0;1;X36/Y2/D0_SLICE;X36/Y2/0_0_D0->0_0_D0_SLICE;1;X37/Y2/V01N0001;X37/Y3/0_0_Q6->0_-1_V01N0001;1;X38/Y2/H02E0401;X37/Y2/0_0_V01N0001->1_0_H02E0401;1;X38/Y2/C6;X38/Y2/0_0_H02E0401->0_0_C6;1;X38/Y2/D6_SLICE;X38/Y2/0_0_C6->0_0_D6_SLICE;1;X37/Y3/Q6_SLICE;;1;X37/Y3/Q6;X37/Y3/0_0_Q6_SLICE->0_0_Q6;1;X37/Y3/H01W0000;X37/Y3/0_0_Q6->0_0_H01W0000;1;X36/Y2/V02N0001;X36/Y3/1_0_H01W0000->0_-1_V02N0001;1;X36/Y2/D1;X36/Y2/0_0_V02N0001->0_0_D1;1;X36/Y2/D1_SLICE;X36/Y2/0_0_D1->0_0_D1_SLICE;1",
            "hdlname": "myuart tx_gen.tx_fifo_rptr",
            "src": "uart.v:32.42-32.54",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 2375 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.tx_gen.txuart.data_latch[5]": {
          "hide_name": 0,
          "bits": [ 4095 ] ,
          "attributes": {
            "ROUTING": "X35/Y2/Q5_SLICE;;1;X35/Y2/Q5;X35/Y2/0_0_Q5_SLICE->0_0_Q5;1;X36/Y2/H01E0001;X35/Y2/0_0_Q5->1_0_H01E0001;1;X35/Y2/A0;X35/Y2/1_0_H01E0001->0_0_A0;1;X35/Y2/B0_SLICE;X35/Y2/0_0_A0->0_0_B0_SLICE;1",
            "src": "tx_uart.v:24.15-24.25",
            "hdlname": "myuart tx_gen.txuart data_latch"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_WRE[1]": {
          "hide_name": 0,
          "bits": [ 3355 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/WRE0_SLICE;X39/Y3/0_0_LSR1->0_0_WRE0_SLICE;1;X39/Y3/V00B0100;X39/Y3/0_0_F7->0_0_V00B0100;1;X39/Y3/LSR1;X39/Y3/0_0_V00B0100->0_0_LSR1;1;X39/Y3/WRE1_SLICE;X39/Y3/0_0_LSR1->0_0_WRE1_SLICE;1;X39/Y2/WRE1_SLICE;X39/Y2/0_0_LSR1->0_0_WRE1_SLICE;1;X39/Y3/F7_SLICE;;1;X39/Y3/F7;X39/Y3/0_0_F7_SLICE->0_0_F7;1;X39/Y2/V02N0501;X39/Y3/0_0_F7->0_-1_V02N0501;1;X39/Y2/V00T0100;X39/Y2/0_0_V02N0501->0_0_V00T0100;1;X39/Y2/LSR1;X39/Y2/0_0_V00T0100->0_0_LSR1;1;X39/Y2/WRE0_SLICE;X39/Y2/0_0_LSR1->0_0_WRE0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:622.34-622.35",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2370 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 2369 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/FCOC_SLICE;;1;X42/Y2/FCID_SLICE;X42/Y2/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO[0]": {
          "hide_name": 0,
          "bits": [ 3354 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/F3_SLICE;;1;X39/Y3/F3;X39/Y3/0_0_F3_SLICE->0_0_F3;1;X38/Y3/H02W0101;X39/Y3/0_0_F3->-1_0_H02W0101;1;X38/Y3/B3;X38/Y3/0_0_H02W0101->0_0_B3;1;X38/Y3/B3_SLICE;X38/Y3/0_0_B3->0_0_B3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO_1[0]": {
          "hide_name": 0,
          "bits": [ 3353 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/F2_SLICE;;1;X39/Y3/F2;X39/Y3/0_0_F2_SLICE->0_0_F2;1;X39/Y2/V01N0101;X39/Y3/0_0_F2->0_-1_V01N0101;1;X38/Y2/H02W0501;X39/Y2/0_0_V01N0101->-1_0_H02W0501;1;X38/Y2/A7;X38/Y2/0_0_H02W0501->0_0_A7;1;X38/Y2/B7_SLICE;X38/Y2/0_0_A7->0_0_B7_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO_2[0]": {
          "hide_name": 0,
          "bits": [ 3352 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/F1_SLICE;;1;X39/Y3/F1;X39/Y3/0_0_F1_SLICE->0_0_F1;1;X39/Y2/V01N0001;X39/Y3/0_0_F1->0_-1_V01N0001;1;X38/Y2/H02W0401;X39/Y2/0_0_V01N0001->-1_0_H02W0401;1;X37/Y2/C1;X37/Y2/1_0_H02W0401->0_0_C1;1;X37/Y2/B1_SLICE;X37/Y2/0_0_C1->0_0_B1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO_3[0]": {
          "hide_name": 0,
          "bits": [ 3351 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/F0_SLICE;;1;X39/Y3/F0;X39/Y3/0_0_F0_SLICE->0_0_F0;1;X39/Y3/H01W0000;X39/Y3/0_0_F0->0_0_H01W0000;1;X38/Y2/V02N0601;X38/Y3/1_0_H01W0000->0_-1_V02N0601;1;X38/Y2/D6;X38/Y2/0_0_V02N0601->0_0_D6;1;X38/Y2/B6_SLICE;X38/Y2/0_0_D6->0_0_B6_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO[1]": {
          "hide_name": 0,
          "bits": [ 3349 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/F3_SLICE;;1;X40/Y2/F3;X40/Y2/0_0_F3_SLICE->0_0_F3;1;X39/Y2/H02W0301;X40/Y2/0_0_F3->-1_0_H02W0301;1;X37/Y2/H02W0601;X38/Y2/1_0_H02W0301->-1_0_H02W0601;1;X36/Y2/C0;X36/Y2/1_0_H02W0601->0_0_C0;1;X36/Y2/C0_SLICE;X36/Y2/0_0_C0->0_0_C0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI[1]": {
          "hide_name": 0,
          "bits": [ 2357 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/F3_SLICE;;1;X42/Y2/F3;X42/Y2/0_0_F3_SLICE->0_0_F3;1;X42/Y2/DI3;X42/Y2/0_0_F3->0_0_DI3;1;X42/Y2/DI3_SLICE;X42/Y2/0_0_DI3->0_0_DI3_SLICE;1",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI[2]": {
          "hide_name": 0,
          "bits": [ 2355 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/F4_SLICE;;1;X42/Y2/F4;X42/Y2/0_0_F4_SLICE->0_0_F4;1;X42/Y2/DI4;X42/Y2/0_0_F4->0_0_DI4;1;X42/Y2/DI4_SLICE;X42/Y2/0_0_DI4->0_0_DI4_SLICE;1",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI[3]": {
          "hide_name": 0,
          "bits": [ 2353 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/F5_SLICE;;1;X42/Y2/F5;X42/Y2/0_0_F5_SLICE->0_0_F5;1;X42/Y2/DI5;X42/Y2/0_0_F5->0_0_DI5;1;X42/Y2/DI5_SLICE;X42/Y2/0_0_DI5->0_0_DI5_SLICE;1",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI[4]": {
          "hide_name": 0,
          "bits": [ 2351 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/F6_SLICE;;1;X42/Y2/F6;X42/Y2/0_0_F6_SLICE->0_0_F6;1;X42/Y2/DI6;X42/Y2/0_0_F6->0_0_DI6;1;X42/Y2/DI6_SLICE;X42/Y2/0_0_DI6->0_0_DI6_SLICE;1",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr_TRELLIS_FF_Q_DI[0]": {
          "hide_name": 0,
          "bits": [ 2349 ] ,
          "attributes": {
            "ROUTING": "X40/Y4/F2_SLICE;;1;X40/Y4/F2;X40/Y4/0_0_F2_SLICE->0_0_F2;1;X40/Y4/DI2;X40/Y4/0_0_F2->0_0_DI2;1;X40/Y4/DI2_SLICE;X40/Y4/0_0_DI2->0_0_DI2_SLICE;1",
            "src": "uart.v:128.41-128.60|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:34.26-34.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_1[1]": {
          "hide_name": 0,
          "bits": [ 3348 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/F2_SLICE;;1;X40/Y2/F2;X40/Y2/0_0_F2_SLICE->0_0_F2;1;X40/Y2/H01W0000;X40/Y2/0_0_F2->0_0_H01W0000;1;X38/Y2/H02W0601;X39/Y2/1_0_H01W0000->-1_0_H02W0601;1;X37/Y2/C2;X37/Y2/1_0_H02W0601->0_0_C2;1;X37/Y2/C2_SLICE;X37/Y2/0_0_C2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_2[1]": {
          "hide_name": 0,
          "bits": [ 3347 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/F1_SLICE;;1;X40/Y2/F1;X40/Y2/0_0_F1_SLICE->0_0_F1;1;X40/Y2/H01W0100;X40/Y2/0_0_F1->0_0_H01W0100;1;X38/Y2/H02W0701;X39/Y2/1_0_H01W0100->-1_0_H02W0701;1;X37/Y2/V00B0100;X37/Y2/1_0_H02W0701->0_0_V00B0100;1;X37/Y2/D0;X37/Y2/0_0_V00B0100->0_0_D0;1;X37/Y2/C0_SLICE;X37/Y2/0_0_D0->0_0_C0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_1_COUT": {
          "hide_name": 0,
          "bits": [ 2343 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "uart.v:137.44-137.62|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_DO_3[1]": {
          "hide_name": 0,
          "bits": [ 3346 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/F0_SLICE;;1;X40/Y2/F0;X40/Y2/0_0_F0_SLICE->0_0_F0;1;X39/Y2/H02W0201;X40/Y2/0_0_F0->-1_0_H02W0201;1;X37/Y2/H02W0301;X38/Y2/1_0_H02W0201->-1_0_H02W0301;1;X36/Y2/B1;X36/Y2/1_0_H02W0301->0_0_B1;1;X36/Y2/C1_SLICE;X36/Y2/0_0_B1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_tx_data_in[7]": {
          "hide_name": 0,
          "bits": [ 3344 ] ,
          "attributes": {
            "ROUTING": "X39/Y2/H00R0000;X39/Y2/0_0_Q6->0_0_H00R0000;1;X39/Y2/B5;X39/Y2/0_0_H00R0000->0_0_B5;1;X39/Y2/B5_SLICE;X39/Y2/0_0_B5->0_0_B5_SLICE;1;X39/Y2/Q6_SLICE;;1;X39/Y2/Q6;X39/Y2/0_0_Q6_SLICE->0_0_Q6;1;X40/Y2/H01E0101;X39/Y2/0_0_Q6->1_0_H01E0101;1;X40/Y2/B5;X40/Y2/0_0_H01E0101->0_0_B5;1;X40/Y2/B5_SLICE;X40/Y2/0_0_B5->0_0_B5_SLICE;1",
            "src": "echo.v:12.12-12.27",
            "hdlname": "myuart uart_tx_data_in"
          }
        },
        "uart_tx_data_in[6]": {
          "hide_name": 0,
          "bits": [ 3342 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/D5;X40/Y2/0_0_H02W0201->0_0_D5;1;X40/Y2/D5_SLICE;X40/Y2/0_0_D5->0_0_D5_SLICE;1;X40/Y2/Q7_SLICE;;1;X40/Y2/Q7;X40/Y2/0_0_Q7_SLICE->0_0_Q7;1;X41/Y2/H01E0001;X40/Y2/0_0_Q7->1_0_H01E0001;1;X40/Y2/H02W0201;X41/Y2/0_0_H01E0001->-1_0_H02W0201;1;X39/Y2/D5;X39/Y2/1_0_H02W0201->0_0_D5;1;X39/Y2/D5_SLICE;X39/Y2/0_0_D5->0_0_D5_SLICE;1",
            "src": "echo.v:12.12-12.27",
            "hdlname": "myuart uart_tx_data_in"
          }
        },
        "uart_tx_data_in[5]": {
          "hide_name": 0,
          "bits": [ 3340 ] ,
          "attributes": {
            "ROUTING": "X40/Y2/V00T0100;X40/Y2/0_0_Q1->0_0_V00T0100;1;X40/Y2/A5;X40/Y2/0_0_V00T0100->0_0_A5;1;X40/Y2/A5_SLICE;X40/Y2/0_0_A5->0_0_A5_SLICE;1;X40/Y2/Q1_SLICE;;1;X40/Y2/Q1;X40/Y2/0_0_Q1_SLICE->0_0_Q1;1;X41/Y2/H01E0101;X40/Y2/0_0_Q1->1_0_H01E0101;1;X40/Y2/H02W0701;X41/Y2/0_0_H01E0101->-1_0_H02W0701;1;X39/Y2/A5;X39/Y2/1_0_H02W0701->0_0_A5;1;X39/Y2/A5_SLICE;X39/Y2/0_0_A5->0_0_A5_SLICE;1",
            "src": "echo.v:12.12-12.27",
            "hdlname": "myuart uart_tx_data_in"
          }
        },
        "uart_tx_data_in[4]": {
          "hide_name": 0,
          "bits": [ 3338 ] ,
          "attributes": {
            "ROUTING": "X40/Y1/V01N0001;X40/Y2/0_0_Q4->0_-1_V01N0001;1;X40/Y2/V02S0201;X40/Y1/0_0_V01N0001->0_1_V02S0201;1;X40/Y2/C5;X40/Y2/0_0_V02S0201->0_0_C5;1;X40/Y2/C5_SLICE;X40/Y2/0_0_C5->0_0_C5_SLICE;1;X40/Y2/Q4_SLICE;;1;X40/Y2/Q4;X40/Y2/0_0_Q4_SLICE->0_0_Q4;1;X39/Y2/H02W0401;X40/Y2/0_0_Q4->-1_0_H02W0401;1;X39/Y2/C5;X39/Y2/0_0_H02W0401->0_0_C5;1;X39/Y2/C5_SLICE;X39/Y2/0_0_C5->0_0_C5_SLICE;1",
            "src": "echo.v:12.12-12.27",
            "hdlname": "myuart uart_tx_data_in"
          }
        },
        "myuart.tx_gen.tx_fifo.0.3_WRE[0]": {
          "hide_name": 0,
          "bits": [ 3336 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/WRE0_SLICE;X38/Y2/0_0_LSR1->0_0_WRE0_SLICE;1;X38/Y2/V02N0701;X38/Y3/0_0_F7->0_-1_V02N0701;1;X38/Y2/V00T0100;X38/Y2/0_0_V02N0701->0_0_V00T0100;1;X38/Y2/LSR1;X38/Y2/0_0_V00T0100->0_0_LSR1;1;X38/Y2/WRE1_SLICE;X38/Y2/0_0_LSR1->0_0_WRE1_SLICE;1;X40/Y2/WRE1_SLICE;X40/Y2/0_0_LSR1->0_0_WRE1_SLICE;1;X38/Y3/F7_SLICE;;1;X38/Y3/F7;X38/Y3/0_0_F7_SLICE->0_0_F7;1;X39/Y3/H01E0101;X38/Y3/0_0_F7->1_0_H01E0101;1;X39/Y2/V02N0301;X39/Y3/0_0_H01E0101->0_-1_V02N0301;1;X40/Y2/H02E0301;X39/Y2/0_0_V02N0301->1_0_H02E0301;1;X40/Y2/LSR1;X40/Y2/0_0_H02E0301->0_0_LSR1;1;X40/Y2/WRE0_SLICE;X40/Y2/0_0_LSR1->0_0_WRE0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:622.34-622.35",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 2329 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "uart.v:129.40-129.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr[3]": {
          "hide_name": 0,
          "bits": [ 3335 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/A5;X38/Y4/0_0_Q5->0_0_A5;1;X38/Y4/B5_SLICE;X38/Y4/0_0_A5->0_0_B5_SLICE;1;X38/Y3/V01N0001;X38/Y4/0_0_Q5->0_-1_V01N0001;1;X38/Y2/V02N0001;X38/Y3/0_0_V01N0001->0_-1_V02N0001;1;X38/Y2/V00B0000;X38/Y2/0_0_V02N0001->0_0_V00B0000;1;X38/Y2/A4;X38/Y2/0_0_V00B0000->0_0_A4;1;X38/Y2/A4_SLICE;X38/Y2/0_0_A4->0_0_A4_SLICE;1;X39/Y3/H02E0701;X38/Y3/0_0_V02N0701->1_0_H02E0701;1;X39/Y3/A4;X39/Y3/0_0_H02E0701->0_0_A4;1;X39/Y3/A4_SLICE;X39/Y3/0_0_A4->0_0_A4_SLICE;1;X39/Y2/A4;X39/Y2/0_0_H02E0701->0_0_A4;1;X39/Y2/A4_SLICE;X39/Y2/0_0_A4->0_0_A4_SLICE;1;X38/Y4/Q5_SLICE;;1;X38/Y4/Q5;X38/Y4/0_0_Q5_SLICE->0_0_Q5;1;X38/Y3/V02N0701;X38/Y4/0_0_Q5->0_-1_V02N0701;1;X39/Y2/H02E0701;X38/Y2/0_1_V02N0701->1_0_H02E0701;1;X40/Y2/A4;X40/Y2/-1_0_H02E0701->0_0_A4;1;X40/Y2/A4_SLICE;X40/Y2/0_0_A4->0_0_A4_SLICE;1",
            "src": "uart.v:31.42-31.54",
            "hdlname": "myuart tx_gen.tx_fifo_wptr"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr[2]": {
          "hide_name": 0,
          "bits": [ 3334 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/V00B0000;X38/Y4/0_0_Q4->0_0_V00B0000;1;X38/Y4/A4;X38/Y4/0_0_V00B0000->0_0_A4;1;X38/Y4/B4_SLICE;X38/Y4/0_0_A4->0_0_B4_SLICE;1;X39/Y3/H02E0401;X38/Y3/0_0_V02N0401->1_0_H02E0401;1;X39/Y3/C4;X39/Y3/0_0_H02E0401->0_0_C4;1;X39/Y3/C4_SLICE;X39/Y3/0_0_C4->0_0_C4_SLICE;1;X38/Y2/V00T0000;X38/Y2/0_1_V02N0401->0_0_V00T0000;1;X38/Y2/C4;X38/Y2/0_0_V00T0000->0_0_C4;1;X38/Y2/C4_SLICE;X38/Y2/0_0_C4->0_0_C4_SLICE;1;X39/Y2/C4;X39/Y2/0_0_H02E0401->0_0_C4;1;X39/Y2/C4_SLICE;X39/Y2/0_0_C4->0_0_C4_SLICE;1;X38/Y4/Q4_SLICE;;1;X38/Y4/Q4;X38/Y4/0_0_Q4_SLICE->0_0_Q4;1;X38/Y3/V02N0401;X38/Y4/0_0_Q4->0_-1_V02N0401;1;X39/Y2/H02E0401;X38/Y2/0_1_V02N0401->1_0_H02E0401;1;X40/Y2/C4;X40/Y2/-1_0_H02E0401->0_0_C4;1;X40/Y2/C4_SLICE;X40/Y2/0_0_C4->0_0_C4_SLICE;1",
            "src": "uart.v:31.42-31.54",
            "hdlname": "myuart tx_gen.tx_fifo_wptr"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr[1]": {
          "hide_name": 0,
          "bits": [ 3333 ] ,
          "attributes": {
            "ROUTING": "X38/Y4/B3;X38/Y4/0_0_Q3->0_0_B3;1;X38/Y4/B3_SLICE;X38/Y4/0_0_B3->0_0_B3_SLICE;1;X38/Y2/V00B0100;X38/Y2/0_1_V02N0101->0_0_V00B0100;1;X38/Y2/B4;X38/Y2/0_0_V00B0100->0_0_B4;1;X38/Y2/B4_SLICE;X38/Y2/0_0_B4->0_0_B4_SLICE;1;X39/Y4/H01E0001;X38/Y4/0_0_Q3->1_0_H01E0001;1;X39/Y3/V02N0401;X39/Y4/0_0_H01E0001->0_-1_V02N0401;1;X39/Y3/H00R0000;X39/Y3/0_0_V02N0401->0_0_H00R0000;1;X39/Y3/B4;X39/Y3/0_0_H00R0000->0_0_B4;1;X39/Y3/B4_SLICE;X39/Y3/0_0_B4->0_0_B4_SLICE;1;X39/Y2/B4;X39/Y2/0_0_H02E0101->0_0_B4;1;X39/Y2/B4_SLICE;X39/Y2/0_0_B4->0_0_B4_SLICE;1;X38/Y4/Q3_SLICE;;1;X38/Y4/Q3;X38/Y4/0_0_Q3_SLICE->0_0_Q3;1;X38/Y3/V02N0101;X38/Y4/0_0_Q3->0_-1_V02N0101;1;X39/Y2/H02E0101;X38/Y2/0_1_V02N0101->1_0_H02E0101;1;X40/Y2/B4;X40/Y2/-1_0_H02E0101->0_0_B4;1;X40/Y2/B4_SLICE;X40/Y2/0_0_B4->0_0_B4_SLICE;1",
            "src": "uart.v:31.42-31.54",
            "hdlname": "myuart tx_gen.tx_fifo_wptr"
          }
        },
        "myuart.tx_gen.tx_fifo_wptr[0]": {
          "hide_name": 0,
          "bits": [ 3332 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/D6;X39/Y3/0_0_V00B0000->0_0_D6;1;X39/Y3/D6_SLICE;X39/Y3/0_0_D6->0_0_D6_SLICE;1;X39/Y3/V00B0000;X39/Y3/0_0_Q6->0_0_V00B0000;1;X39/Y3/D4;X39/Y3/0_0_V00B0000->0_0_D4;1;X39/Y3/D4_SLICE;X39/Y3/0_0_D4->0_0_D4_SLICE;1;X39/Y2/V02N0601;X39/Y3/0_0_Q6->0_-1_V02N0601;1;X39/Y2/D4;X39/Y2/0_0_V02N0601->0_0_D4;1;X39/Y2/D4_SLICE;X39/Y2/0_0_D4->0_0_D4_SLICE;1;X39/Y2/H02W0701;X40/Y2/0_0_V02N0701->-1_0_H02W0701;1;X38/Y2/H00R0100;X38/Y2/1_0_H02W0701->0_0_H00R0100;1;X38/Y2/D4;X38/Y2/0_0_H00R0100->0_0_D4;1;X38/Y2/D4_SLICE;X38/Y2/0_0_D4->0_0_D4_SLICE;1;X40/Y3/H01E0101;X39/Y3/0_0_Q6->1_0_H01E0101;1;X40/Y2/V02N0701;X40/Y3/0_0_H01E0101->0_-1_V02N0701;1;X40/Y2/H00R0100;X40/Y2/0_0_V02N0701->0_0_H00R0100;1;X40/Y2/D4;X40/Y2/0_0_H00R0100->0_0_D4;1;X40/Y2/D4_SLICE;X40/Y2/0_0_D4->0_0_D4_SLICE;1;X39/Y3/Q6_SLICE;;1;X39/Y3/Q6;X39/Y3/0_0_Q6_SLICE->0_0_Q6;1;X39/Y3/H01W0100;X39/Y3/0_0_Q6->0_0_H01W0100;1;X38/Y4/V02S0701;X38/Y3/1_0_H01W0100->0_1_V02S0701;1;X38/Y4/A2;X38/Y4/0_0_V02S0701->0_0_A2;1;X38/Y4/B2_SLICE;X38/Y4/0_0_A2->0_0_B2_SLICE;1",
            "src": "uart.v:31.42-31.54",
            "hdlname": "myuart tx_gen.tx_fifo_wptr"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C[1]": {
          "hide_name": 0,
          "bits": [ 2319 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/F7_SLICE;;1;X45/Y4/F7;X45/Y4/0_0_F7_SLICE->0_0_F7;1;X45/Y5/V02S0701;X45/Y4/0_0_F7->0_1_V02S0701;1;X45/Y5/B4;X45/Y5/0_0_V02S0701->0_0_B4;1;X45/Y5/C4_SLICE;X45/Y5/0_0_B4->0_0_C4_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_5_C[0]": {
          "hide_name": 0,
          "bits": [ 2318 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/F7_SLICE;;1;X46/Y6/F7;X46/Y6/0_0_F7_SLICE->0_0_F7;1;X46/Y6/H01W0000;X46/Y6/0_0_F7->0_0_H01W0000;1;X45/Y5/V02N0201;X45/Y6/1_0_H01W0000->0_-1_V02N0201;1;X45/Y5/C4;X45/Y5/0_0_V02N0201->0_0_C4;1;X45/Y5/B4_SLICE;X45/Y5/0_0_C4->0_0_B4_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr[3]": {
          "hide_name": 0,
          "bits": [ 3331 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/A5;X37/Y3/0_0_Q5->0_0_A5;1;X37/Y3/B5_SLICE;X37/Y3/0_0_A5->0_0_B5_SLICE;1;X38/Y2/A2;X38/Y2/0_0_V02N0501->0_0_A2;1;X38/Y2/A2_SLICE;X38/Y2/0_0_A2->0_0_A2_SLICE;1;X38/Y2/A0;X38/Y2/0_0_V02N0501->0_0_A0;1;X38/Y2/A0_SLICE;X38/Y2/0_0_A0->0_0_A0_SLICE;1;X38/Y2/A3;X38/Y2/0_0_V02N0501->0_0_A3;1;X38/Y2/A3_SLICE;X38/Y2/0_0_A3->0_0_A3_SLICE;1;X39/Y3/A3;X39/Y3/-1_0_H02E0501->0_0_A3;1;X39/Y3/A3_SLICE;X39/Y3/0_0_A3->0_0_A3_SLICE;1;X38/Y3/H02E0501;X37/Y3/0_0_Q5->1_0_H02E0501;1;X38/Y2/V02N0501;X38/Y3/0_0_H02E0501->0_-1_V02N0501;1;X38/Y2/A1;X38/Y2/0_0_V02N0501->0_0_A1;1;X38/Y2/A1_SLICE;X38/Y2/0_0_A1->0_0_A1_SLICE;1;X39/Y3/A0;X39/Y3/-1_0_H02E0701->0_0_A0;1;X39/Y3/A0_SLICE;X39/Y3/0_0_A0->0_0_A0_SLICE;1;X39/Y3/A2;X39/Y3/-1_0_H02E0701->0_0_A2;1;X39/Y3/A2_SLICE;X39/Y3/0_0_A2->0_0_A2_SLICE;1;X39/Y3/A1;X39/Y3/-1_0_H02E0701->0_0_A1;1;X39/Y3/A1_SLICE;X39/Y3/0_0_A1->0_0_A1_SLICE;1;X39/Y2/A2;X39/Y2/0_0_V02N0701->0_0_A2;1;X39/Y2/A2_SLICE;X39/Y2/0_0_A2->0_0_A2_SLICE;1;X39/Y2/A1;X39/Y2/0_0_V02N0701->0_0_A1;1;X39/Y2/A1_SLICE;X39/Y2/0_0_A1->0_0_A1_SLICE;1;X39/Y2/A0;X39/Y2/0_0_V02N0701->0_0_A0;1;X39/Y2/A0_SLICE;X39/Y2/0_0_A0->0_0_A0_SLICE;1;X38/Y3/H02E0701;X37/Y3/0_0_Q5->1_0_H02E0701;1;X39/Y2/V02N0701;X39/Y3/-1_0_H02E0701->0_-1_V02N0701;1;X39/Y2/A3;X39/Y2/0_0_V02N0701->0_0_A3;1;X39/Y2/A3_SLICE;X39/Y2/0_0_A3->0_0_A3_SLICE;1;X40/Y2/A2;X40/Y2/0_0_V02N0501->0_0_A2;1;X40/Y2/A2_SLICE;X40/Y2/0_0_A2->0_0_A2_SLICE;1;X40/Y2/A1;X40/Y2/0_0_V02N0501->0_0_A1;1;X40/Y2/A1_SLICE;X40/Y2/0_0_A1->0_0_A1_SLICE;1;X40/Y2/A0;X40/Y2/0_0_V02N0501->0_0_A0;1;X40/Y2/A0_SLICE;X40/Y2/0_0_A0->0_0_A0_SLICE;1;X37/Y3/Q5_SLICE;;1;X37/Y3/Q5;X37/Y3/0_0_Q5_SLICE->0_0_Q5;1;X40/Y3/H06E0303;X37/Y3/0_0_Q5->3_0_H06E0303;1;X40/Y2/V02N0501;X40/Y3/0_0_H06E0303->0_-1_V02N0501;1;X40/Y2/A3;X40/Y2/0_0_V02N0501->0_0_A3;1;X40/Y2/A3_SLICE;X40/Y2/0_0_A3->0_0_A3_SLICE;1",
            "src": "uart.v:32.42-32.54",
            "hdlname": "myuart tx_gen.tx_fifo_rptr"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr[2]": {
          "hide_name": 0,
          "bits": [ 3330 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/H00R0000;X37/Y3/0_0_Q4->0_0_H00R0000;1;X37/Y3/B4;X37/Y3/0_0_H00R0000->0_0_B4;1;X37/Y3/B4_SLICE;X37/Y3/0_0_B4->0_0_B4_SLICE;1;X38/Y2/C0;X38/Y2/0_0_V02N0401->0_0_C0;1;X38/Y2/C0_SLICE;X38/Y2/0_0_C0->0_0_C0_SLICE;1;X38/Y2/C2;X38/Y2/0_0_V02N0401->0_0_C2;1;X38/Y2/C2_SLICE;X38/Y2/0_0_C2->0_0_C2_SLICE;1;X38/Y2/C3;X38/Y2/0_0_V02N0401->0_0_C3;1;X38/Y2/C3_SLICE;X38/Y2/0_0_C3->0_0_C3_SLICE;1;X39/Y3/C3;X39/Y3/-1_0_H02E0401->0_0_C3;1;X39/Y3/C3_SLICE;X39/Y3/0_0_C3->0_0_C3_SLICE;1;X38/Y2/V02N0401;X38/Y3/0_0_H02E0401->0_-1_V02N0401;1;X38/Y2/C1;X38/Y2/0_0_V02N0401->0_0_C1;1;X38/Y2/C1_SLICE;X38/Y2/0_0_C1->0_0_C1_SLICE;1;X39/Y3/C2;X39/Y3/-1_0_H02E0401->0_0_C2;1;X39/Y3/C2_SLICE;X39/Y3/0_0_C2->0_0_C2_SLICE;1;X39/Y3/C0;X39/Y3/-1_0_H02E0401->0_0_C0;1;X39/Y3/C0_SLICE;X39/Y3/0_0_C0->0_0_C0_SLICE;1;X39/Y3/C1;X39/Y3/-1_0_H02E0401->0_0_C1;1;X39/Y3/C1_SLICE;X39/Y3/0_0_C1->0_0_C1_SLICE;1;X39/Y2/C2;X39/Y2/0_0_V02N0401->0_0_C2;1;X39/Y2/C2_SLICE;X39/Y2/0_0_C2->0_0_C2_SLICE;1;X39/Y2/C1;X39/Y2/0_0_V02N0401->0_0_C1;1;X39/Y2/C1_SLICE;X39/Y2/0_0_C1->0_0_C1_SLICE;1;X39/Y2/C0;X39/Y2/0_0_V02N0401->0_0_C0;1;X39/Y2/C0_SLICE;X39/Y2/0_0_C0->0_0_C0_SLICE;1;X38/Y3/H02E0401;X37/Y3/0_0_Q4->1_0_H02E0401;1;X39/Y2/V02N0401;X39/Y3/-1_0_H02E0401->0_-1_V02N0401;1;X39/Y2/C3;X39/Y2/0_0_V02N0401->0_0_C3;1;X39/Y2/C3_SLICE;X39/Y2/0_0_C3->0_0_C3_SLICE;1;X40/Y2/C2;X40/Y2/0_0_V02N0401->0_0_C2;1;X40/Y2/C2_SLICE;X40/Y2/0_0_C2->0_0_C2_SLICE;1;X40/Y2/C1;X40/Y2/0_0_V02N0401->0_0_C1;1;X40/Y2/C1_SLICE;X40/Y2/0_0_C1->0_0_C1_SLICE;1;X40/Y2/C3;X40/Y2/0_0_V02N0401->0_0_C3;1;X40/Y2/C3_SLICE;X40/Y2/0_0_C3->0_0_C3_SLICE;1;X37/Y3/Q4_SLICE;;1;X37/Y3/Q4;X37/Y3/0_0_Q4_SLICE->0_0_Q4;1;X40/Y3/H06E0203;X37/Y3/0_0_Q4->3_0_H06E0203;1;X40/Y2/V02N0401;X40/Y3/0_0_H06E0203->0_-1_V02N0401;1;X40/Y2/C0;X40/Y2/0_0_V02N0401->0_0_C0;1;X40/Y2/C0_SLICE;X40/Y2/0_0_C0->0_0_C0_SLICE;1",
            "src": "uart.v:32.42-32.54",
            "hdlname": "myuart tx_gen.tx_fifo_rptr"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr[1]": {
          "hide_name": 0,
          "bits": [ 3329 ] ,
          "attributes": {
            "ROUTING": "X37/Y3/B3;X37/Y3/0_0_Q3->0_0_B3;1;X37/Y3/B3_SLICE;X37/Y3/0_0_B3->0_0_B3_SLICE;1;X38/Y2/B2;X38/Y2/0_0_V02N0301->0_0_B2;1;X38/Y2/B2_SLICE;X38/Y2/0_0_B2->0_0_B2_SLICE;1;X38/Y2/B0;X38/Y2/0_0_V02N0101->0_0_B0;1;X38/Y2/B0_SLICE;X38/Y2/0_0_B0->0_0_B0_SLICE;1;X38/Y2/V02N0301;X38/Y3/0_0_H01E0101->0_-1_V02N0301;1;X38/Y2/B1;X38/Y2/0_0_V02N0301->0_0_B1;1;X38/Y2/B1_SLICE;X38/Y2/0_0_B1->0_0_B1_SLICE;1;X38/Y2/V02N0101;X38/Y3/0_0_H01E0101->0_-1_V02N0101;1;X38/Y2/B3;X38/Y2/0_0_V02N0101->0_0_B3;1;X38/Y2/B3_SLICE;X38/Y2/0_0_B3->0_0_B3_SLICE;1;X39/Y3/B3;X39/Y3/0_0_H02E0301->0_0_B3;1;X39/Y3/B3_SLICE;X39/Y3/0_0_B3->0_0_B3_SLICE;1;X39/Y3/H02E0101;X38/Y3/0_0_H01E0101->1_0_H02E0101;1;X39/Y3/B2;X39/Y3/0_0_H02E0101->0_0_B2;1;X39/Y3/B2_SLICE;X39/Y3/0_0_B2->0_0_B2_SLICE;1;X39/Y3/B0;X39/Y3/0_0_H02E0301->0_0_B0;1;X39/Y3/B0_SLICE;X39/Y3/0_0_B0->0_0_B0_SLICE;1;X38/Y3/H01E0101;X37/Y3/0_0_Q3->1_0_H01E0101;1;X39/Y3/H02E0301;X38/Y3/0_0_H01E0101->1_0_H02E0301;1;X39/Y3/B1;X39/Y3/0_0_H02E0301->0_0_B1;1;X39/Y3/B1_SLICE;X39/Y3/0_0_B1->0_0_B1_SLICE;1;X39/Y2/B1;X39/Y2/-1_0_H02E0301->0_0_B1;1;X39/Y2/B1_SLICE;X39/Y2/0_0_B1->0_0_B1_SLICE;1;X39/Y2/B2;X39/Y2/-1_0_H02E0301->0_0_B2;1;X39/Y2/B2_SLICE;X39/Y2/0_0_B2->0_0_B2_SLICE;1;X39/Y2/B0;X39/Y2/-1_0_H02E0301->0_0_B0;1;X39/Y2/B0_SLICE;X39/Y2/0_0_B0->0_0_B0_SLICE;1;X37/Y2/V01N0101;X37/Y3/0_0_Q3->0_-1_V01N0101;1;X38/Y2/H02E0301;X37/Y2/0_0_V01N0101->1_0_H02E0301;1;X39/Y2/B3;X39/Y2/-1_0_H02E0301->0_0_B3;1;X39/Y2/B3_SLICE;X39/Y2/0_0_B3->0_0_B3_SLICE;1;X40/Y2/B2;X40/Y2/0_0_V02N0301->0_0_B2;1;X40/Y2/B2_SLICE;X40/Y2/0_0_B2->0_0_B2_SLICE;1;X40/Y2/B1;X40/Y2/0_0_V02N0301->0_0_B1;1;X40/Y2/B1_SLICE;X40/Y2/0_0_B1->0_0_B1_SLICE;1;X40/Y2/B3;X40/Y2/0_0_V02N0301->0_0_B3;1;X40/Y2/B3_SLICE;X40/Y2/0_0_B3->0_0_B3_SLICE;1;X37/Y3/Q3_SLICE;;1;X37/Y3/Q3;X37/Y3/0_0_Q3_SLICE->0_0_Q3;1;X40/Y3/H06E0003;X37/Y3/0_0_Q3->3_0_H06E0003;1;X40/Y2/V02N0301;X40/Y3/0_0_H06E0003->0_-1_V02N0301;1;X40/Y2/B0;X40/Y2/0_0_V02N0301->0_0_B0;1;X40/Y2/B0_SLICE;X40/Y2/0_0_B0->0_0_B0_SLICE;1",
            "src": "uart.v:32.42-32.54",
            "hdlname": "myuart tx_gen.tx_fifo_rptr"
          }
        },
        "myuart.tx_gen.tx_fifo_rptr[0]": {
          "hide_name": 0,
          "bits": [ 3328 ] ,
          "attributes": {
            "ROUTING": "X36/Y4/D0;X36/Y4/0_0_Q0->0_0_D0;1;X36/Y4/D0_SLICE;X36/Y4/0_0_D0->0_0_D0_SLICE;1;X37/Y4/H01E0101;X36/Y4/0_0_Q0->1_0_H01E0101;1;X37/Y3/V02N0301;X37/Y4/0_0_H01E0101->0_-1_V02N0301;1;X37/Y3/B2;X37/Y3/0_0_V02N0301->0_0_B2;1;X37/Y3/B2_SLICE;X37/Y3/0_0_B2->0_0_B2_SLICE;1;X38/Y2/D2;X38/Y2/-1_0_H02E0001->0_0_D2;1;X38/Y2/D2_SLICE;X38/Y2/0_0_D2->0_0_D2_SLICE;1;X38/Y2/D0;X38/Y2/-1_0_H02E0001->0_0_D0;1;X38/Y2/D0_SLICE;X38/Y2/0_0_D0->0_0_D0_SLICE;1;X38/Y2/D1;X38/Y2/-1_0_H02E0001->0_0_D1;1;X38/Y2/D1_SLICE;X38/Y2/0_0_D1->0_0_D1_SLICE;1;X39/Y3/D3;X39/Y3/0_0_V02N0001->0_0_D3;1;X39/Y3/D3_SLICE;X39/Y3/0_0_D3->0_0_D3_SLICE;1;X36/Y3/V02N0001;X36/Y4/0_0_Q0->0_-1_V02N0001;1;X37/Y2/H02E0001;X36/Y2/0_1_V02N0001->1_0_H02E0001;1;X38/Y2/D3;X38/Y2/-1_0_H02E0001->0_0_D3;1;X38/Y2/D3_SLICE;X38/Y2/0_0_D3->0_0_D3_SLICE;1;X39/Y3/D2;X39/Y3/0_0_V02N0001->0_0_D2;1;X39/Y3/D2_SLICE;X39/Y3/0_0_D2->0_0_D2_SLICE;1;X39/Y3/D0;X39/Y3/0_0_V02N0001->0_0_D0;1;X39/Y3/D0_SLICE;X39/Y3/0_0_D0->0_0_D0_SLICE;1;X39/Y3/D1;X39/Y3/0_0_V02N0001->0_0_D1;1;X39/Y3/D1_SLICE;X39/Y3/0_0_D1->0_0_D1_SLICE;1;X39/Y2/D2;X39/Y2/0_1_V02N0001->0_0_D2;1;X39/Y2/D2_SLICE;X39/Y2/0_0_D2->0_0_D2_SLICE;1;X39/Y2/D1;X39/Y2/0_1_V02N0001->0_0_D1;1;X39/Y2/D1_SLICE;X39/Y2/0_0_D1->0_0_D1_SLICE;1;X39/Y2/D3;X39/Y2/0_1_V02N0001->0_0_D3;1;X39/Y2/D3_SLICE;X39/Y2/0_0_D3->0_0_D3_SLICE;1;X39/Y3/V02N0001;X39/Y4/0_0_H06E0003->0_-1_V02N0001;1;X39/Y2/D0;X39/Y2/0_1_V02N0001->0_0_D0;1;X39/Y2/D0_SLICE;X39/Y2/0_0_D0->0_0_D0_SLICE;1;X40/Y2/D2;X40/Y2/1_0_H02W0001->0_0_D2;1;X40/Y2/D2_SLICE;X40/Y2/0_0_D2->0_0_D2_SLICE;1;X40/Y2/D1;X40/Y2/1_0_H02W0001->0_0_D1;1;X40/Y2/D1_SLICE;X40/Y2/0_0_D1->0_0_D1_SLICE;1;X40/Y2/D0;X40/Y2/1_0_H02W0001->0_0_D0;1;X40/Y2/D0_SLICE;X40/Y2/0_0_D0->0_0_D0_SLICE;1;X36/Y4/Q0_SLICE;;1;X36/Y4/Q0;X36/Y4/0_0_Q0_SLICE->0_0_Q0;1;X39/Y4/H06E0003;X36/Y4/0_0_Q0->3_0_H06E0003;1;X42/Y3/V02N0001;X42/Y4/-3_0_H06E0003->0_-1_V02N0001;1;X41/Y2/H02W0001;X42/Y2/0_1_V02N0001->-1_0_H02W0001;1;X40/Y2/D3;X40/Y2/1_0_H02W0001->0_0_D3;1;X40/Y2/D3_SLICE;X40/Y2/0_0_D3->0_0_D3_SLICE;1",
            "src": "uart.v:32.42-32.54",
            "hdlname": "myuart tx_gen.tx_fifo_rptr"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C[1]": {
          "hide_name": 0,
          "bits": [ 2306 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/F6_SLICE;;1;X45/Y4/F6;X45/Y4/0_0_F6_SLICE->0_0_F6;1;X45/Y4/V01S0000;X45/Y4/0_0_F6->0_0_V01S0000;1;X45/Y5/D2;X45/Y5/0_-1_V01S0000->0_0_D2;1;X45/Y5/C2_SLICE;X45/Y5/0_0_D2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_2_C[0]": {
          "hide_name": 0,
          "bits": [ 2305 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/F6_SLICE;;1;X46/Y6/F6;X46/Y6/0_0_F6_SLICE->0_0_F6;1;X45/Y6/H02W0401;X46/Y6/0_0_F6->-1_0_H02W0401;1;X45/Y5/V02N0401;X45/Y6/0_0_H02W0401->0_-1_V02N0401;1;X45/Y5/C2;X45/Y5/0_0_V02N0401->0_0_C2;1;X45/Y5/B2_SLICE;X45/Y5/0_0_C2->0_0_B2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO[1]": {
          "hide_name": 0,
          "bits": [ 3327 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/F3_SLICE;;1;X38/Y2/F3;X38/Y2/0_0_F3_SLICE->0_0_F3;1;X38/Y2/V01S0000;X38/Y2/0_0_F3->0_0_V01S0000;1;X38/Y3/D3;X38/Y3/0_-1_V01S0000->0_0_D3;1;X38/Y3/C3_SLICE;X38/Y3/0_0_D3->0_0_C3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_S0[0]": {
          "hide_name": 0,
          "bits": [ 2301 ] ,
          "attributes": {
            "ROUTING": "X46/Y5/C1;X46/Y5/0_0_V02S0601->0_0_C1;1;X46/Y5/B1_SLICE;X46/Y5/0_0_C1->0_0_B1_SLICE;1;X46/Y5/C0_SLICE;X46/Y5/0_0_C0->0_0_C0_SLICE;1;X45/Y4/F3;X45/Y4/0_0_F3_SLICE->0_0_F3;1;X45/Y4/F3_SLICE;;1;X46/Y4/H01E0001;X45/Y4/0_0_F3->1_0_H01E0001;1;X46/Y5/V02S0601;X46/Y4/0_0_H01E0001->0_1_V02S0601;1;X46/Y5/C0;X46/Y5/0_0_V02S0601->0_0_C0;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_S0_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 2300 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO_1[1]": {
          "hide_name": 0,
          "bits": [ 3326 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/F2_SLICE;;1;X38/Y2/F2;X38/Y2/0_0_F2_SLICE->0_0_F2;1;X38/Y2/D7;X38/Y2/0_0_F2->0_0_D7;1;X38/Y2/C7_SLICE;X38/Y2/0_0_D7->0_0_C7_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO_2[1]": {
          "hide_name": 0,
          "bits": [ 3325 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/F1_SLICE;;1;X38/Y2/F1;X38/Y2/0_0_F1_SLICE->0_0_F1;1;X37/Y2/H02W0101;X38/Y2/0_0_F1->-1_0_H02W0101;1;X37/Y2/B1;X37/Y2/0_0_H02W0101->0_0_B1;1;X37/Y2/C1_SLICE;X37/Y2/0_0_B1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_fifo.0.2_DO_3[1]": {
          "hide_name": 0,
          "bits": [ 3324 ] ,
          "attributes": {
            "ROUTING": "X38/Y2/F0_SLICE;;1;X38/Y2/F0;X38/Y2/0_0_F0_SLICE->0_0_F0;1;X38/Y2/H00L0000;X38/Y2/0_0_F0->0_0_H00L0000;1;X38/Y2/A6;X38/Y2/0_0_H00L0000->0_0_A6;1;X38/Y2/C6_SLICE;X38/Y2/0_0_A6->0_0_C6_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_tx_data_in[3]": {
          "hide_name": 0,
          "bits": [ 3322 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/V02N0201;X39/Y4/0_0_Q2->0_-1_V02N0201;1;X39/Y3/H00L0000;X39/Y3/0_0_V02N0201->0_0_H00L0000;1;X39/Y3/B5;X39/Y3/0_0_H00L0000->0_0_B5;1;X39/Y3/B5_SLICE;X39/Y3/0_0_B5->0_0_B5_SLICE;1;X39/Y4/Q2_SLICE;;1;X39/Y4/Q2;X39/Y4/0_0_Q2_SLICE->0_0_Q2;1;X39/Y4/H01W0100;X39/Y4/0_0_Q2->0_0_H01W0100;1;X38/Y3/V02N0501;X38/Y4/1_0_H01W0100->0_-1_V02N0501;1;X38/Y2/B5;X38/Y2/0_1_V02N0501->0_0_B5;1;X38/Y2/B5_SLICE;X38/Y2/0_0_B5->0_0_B5_SLICE;1",
            "src": "echo.v:12.12-12.27",
            "hdlname": "myuart uart_tx_data_in"
          }
        },
        "uart_tx_data_in[2]": {
          "hide_name": 0,
          "bits": [ 3320 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/V01N0001;X39/Y4/0_0_Q3->0_-1_V01N0001;1;X39/Y3/D5;X39/Y3/0_0_V01N0001->0_0_D5;1;X39/Y3/D5_SLICE;X39/Y3/0_0_D5->0_0_D5_SLICE;1;X39/Y4/Q3_SLICE;;1;X39/Y4/Q3;X39/Y4/0_0_Q3_SLICE->0_0_Q3;1;X39/Y4/H01W0000;X39/Y4/0_0_Q3->0_0_H01W0000;1;X38/Y3/V02N0601;X38/Y4/1_0_H01W0000->0_-1_V02N0601;1;X38/Y2/D5;X38/Y2/0_1_V02N0601->0_0_D5;1;X38/Y2/D5_SLICE;X38/Y2/0_0_D5->0_0_D5_SLICE;1",
            "src": "echo.v:12.12-12.27",
            "hdlname": "myuart uart_tx_data_in"
          }
        },
        "uart_tx_data_in[1]": {
          "hide_name": 0,
          "bits": [ 3318 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/V02N0101;X39/Y4/0_0_Q1->0_-1_V02N0101;1;X39/Y3/A5;X39/Y3/0_0_V02N0101->0_0_A5;1;X39/Y3/A5_SLICE;X39/Y3/0_0_A5->0_0_A5_SLICE;1;X39/Y4/Q1_SLICE;;1;X39/Y4/Q1;X39/Y4/0_0_Q1_SLICE->0_0_Q1;1;X38/Y4/H02W0301;X39/Y4/0_0_Q1->-1_0_H02W0301;1;X38/Y3/V02N0301;X38/Y4/0_0_H02W0301->0_-1_V02N0301;1;X38/Y2/A5;X38/Y2/0_1_V02N0301->0_0_A5;1;X38/Y2/A5_SLICE;X38/Y2/0_0_A5->0_0_A5_SLICE;1",
            "src": "echo.v:12.12-12.27",
            "hdlname": "myuart uart_tx_data_in"
          }
        },
        "uart_tx_data_in[0]": {
          "hide_name": 0,
          "bits": [ 3316 ] ,
          "attributes": {
            "ROUTING": "X39/Y3/H02W0201;X40/Y3/0_-1_V01S0000->-1_0_H02W0201;1;X38/Y2/V02N0201;X38/Y3/1_0_H02W0201->0_-1_V02N0201;1;X38/Y2/C5;X38/Y2/0_0_V02N0201->0_0_C5;1;X38/Y2/C5_SLICE;X38/Y2/0_0_C5->0_0_C5_SLICE;1;X40/Y2/Q0_SLICE;;1;X40/Y2/Q0;X40/Y2/0_0_Q0_SLICE->0_0_Q0;1;X40/Y2/V01S0000;X40/Y2/0_0_Q0->0_0_V01S0000;1;X39/Y3/H02W0601;X40/Y3/0_-1_V01S0000->-1_0_H02W0601;1;X39/Y3/C5;X39/Y3/0_0_H02W0601->0_0_C5;1;X39/Y3/C5_SLICE;X39/Y3/0_0_C5->0_0_C5_SLICE;1",
            "src": "echo.v:12.12-12.27",
            "hdlname": "myuart uart_tx_data_in"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2284 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2283 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.tx_gen.txuart.data_latch[6]": {
          "hide_name": 0,
          "bits": [ 4093 ] ,
          "attributes": {
            "ROUTING": "X35/Y2/Q3_SLICE;;1;X35/Y2/Q3;X35/Y2/0_0_Q3_SLICE->0_0_Q3;1;X35/Y2/V00T0100;X35/Y2/0_0_Q3->0_0_V00T0100;1;X35/Y2/C5;X35/Y2/0_0_V00T0100->0_0_C5;1;X35/Y2/A5_SLICE;X35/Y2/0_0_C5->0_0_A5_SLICE;1",
            "src": "tx_uart.v:24.15-24.25",
            "hdlname": "myuart tx_gen.txuart data_latch"
          }
        },
        "myuart.tx_gen.txuart.data_latch[7]": {
          "hide_name": 0,
          "bits": [ 4091 ] ,
          "attributes": {
            "ROUTING": "X36/Y2/Q4_SLICE;;1;X36/Y2/Q4;X36/Y2/0_0_Q4_SLICE->0_0_Q4;1;X35/Y2/H02W0401;X36/Y2/0_0_Q4->-1_0_H02W0401;1;X35/Y2/C0;X35/Y2/0_0_H02W0401->0_0_C0;1;X35/Y2/A0_SLICE;X35/Y2/0_0_C0->0_0_A0_SLICE;1",
            "src": "tx_uart.v:24.15-24.25",
            "hdlname": "myuart tx_gen.txuart data_latch"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[11]": {
          "hide_name": 0,
          "bits": [ 3841 ] ,
          "attributes": {
            "ROUTING": "X34/Y4/V01S0000;X34/Y4/0_0_Q3->0_0_V01S0000;1;X34/Y5/B5;X34/Y5/0_-1_V01S0000->0_0_B5;1;X34/Y5/A5_SLICE;X34/Y5/0_0_B5->0_0_A5_SLICE;1;X34/Y4/Q3_SLICE;;1;X34/Y4/Q3;X34/Y4/0_0_Q3_SLICE->0_0_Q3;1;X34/Y4/V00T0100;X34/Y4/0_0_Q3->0_0_V00T0100;1;X34/Y4/C7;X34/Y4/0_0_V00T0100->0_0_C7;1;X34/Y4/A7_SLICE;X34/Y4/0_0_C7->0_0_A7_SLICE;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[10]": {
          "hide_name": 0,
          "bits": [ 3840 ] ,
          "attributes": {
            "ROUTING": "X34/Y4/V01S0100;X34/Y4/0_0_Q4->0_0_V01S0100;1;X34/Y5/A4;X34/Y5/0_-1_V01S0100->0_0_A4;1;X34/Y5/A4_SLICE;X34/Y5/0_0_A4->0_0_A4_SLICE;1;X34/Y4/Q4_SLICE;;1;X34/Y4/Q4;X34/Y4/0_0_Q4_SLICE->0_0_Q4;1;X34/Y3/V01N0101;X34/Y4/0_0_Q4->0_-1_V01N0101;1;X34/Y4/A7;X34/Y4/0_-1_V01N0101->0_0_A7;1;X34/Y4/B7_SLICE;X34/Y4/0_0_A7->0_0_B7_SLICE;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[11]": {
          "hide_name": 0,
          "bits": [ 3838 ] ,
          "attributes": {
            "ROUTING": "X34/Y4/F3_SLICE;;1;X34/Y4/F3;X34/Y4/0_0_F3_SLICE->0_0_F3;1;X34/Y4/DI3;X34/Y4/0_0_F3->0_0_DI3;1;X34/Y4/DI3_SLICE;X34/Y4/0_0_DI3->0_0_DI3_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.rx_done_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3298 ] ,
          "attributes": {
            "ROUTING": "X46/Y4/F7_SLICE;;1;X46/Y4/F7;X46/Y4/0_0_F7_SLICE->0_0_F7;1;X45/Y4/H02W0701;X46/Y4/0_0_F7->-1_0_H02W0701;1;X45/Y4/H00R0100;X45/Y4/0_0_H02W0701->0_0_H00R0100;1;X45/Y4/CE0;X45/Y4/0_0_H00R0100->0_0_CE0;1;X45/Y4/CE0_SLICE;X45/Y4/0_0_CE0->0_0_CE0_SLICE;1"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_4_C[2]": {
          "hide_name": 0,
          "bits": [ 3837 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/F5_SLICE;;1;X34/Y5/F5;X34/Y5/0_0_F5_SLICE->0_0_F5;1;X34/Y4/V01N0001;X34/Y5/0_0_F5->0_-1_V01N0001;1;X34/Y4/B3;X34/Y4/0_0_V01N0001->0_0_B3;1;X34/Y4/C3_SLICE;X34/Y4/0_0_B3->0_0_C3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_1_S0": {
          "hide_name": 0,
          "bits": [ 2267 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[4]": {
          "hide_name": 0,
          "bits": [ 3835 ] ,
          "attributes": {
            "ROUTING": "X33/Y3/F3_SLICE;;1;X33/Y3/F3;X33/Y3/0_0_F3_SLICE->0_0_F3;1;X33/Y3/DI3;X33/Y3/0_0_F3->0_0_DI3;1;X33/Y3/DI3_SLICE;X33/Y3/0_0_DI3->0_0_DI3_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_done": {
          "hide_name": 0,
          "bits": [ 3291 ] ,
          "attributes": {
            "ROUTING": "X46/Y4/H02E0301;X45/Y4/0_0_Q1->1_0_H02E0301;1;X46/Y4/B6;X46/Y4/0_0_H02E0301->0_0_B6;1;X46/Y4/D6_SLICE;X46/Y4/0_0_B6->0_0_D6_SLICE;1;X45/Y4/Q1_SLICE;;1;X45/Y4/Q1;X45/Y4/0_0_Q1_SLICE->0_0_Q1;1;X46/Y4/H01E0101;X45/Y4/0_0_Q1->1_0_H01E0101;1;X46/Y4/D2;X46/Y4/0_0_H01E0101->0_0_D2;1;X46/Y4/D2_SLICE;X46/Y4/0_0_D2->0_0_D2_SLICE;1",
            "src": "rx_uart.v:11.16-11.23",
            "hdlname": "myuart rx_gen.rxuart rx_done"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_1_COUT": {
          "hide_name": 0,
          "bits": [ 2262 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/FCOC_SLICE;;1;X45/Y4/FCID_SLICE;X45/Y4/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "uart.v:137.44-137.62|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_S0_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 2261 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/FCOB_SLICE;;1;X45/Y4/FCIC_SLICE;X45/Y4/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "uart.v:137.44-137.62|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_3_C[2]": {
          "hide_name": 0,
          "bits": [ 3834 ] ,
          "attributes": {
            "ROUTING": "X33/Y5/F6_SLICE;;1;X33/Y5/F6;X33/Y5/0_0_F6_SLICE->0_0_F6;1;X33/Y4/V02N0401;X33/Y5/0_0_F6->0_-1_V02N0401;1;X33/Y3/H00R0000;X33/Y3/0_1_V02N0401->0_0_H00R0000;1;X33/Y3/D3;X33/Y3/0_0_H00R0000->0_0_D3;1;X33/Y3/C3_SLICE;X33/Y3/0_0_D3->0_0_C3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer_TRELLIS_FF_Q_DI[10]": {
          "hide_name": 0,
          "bits": [ 3832 ] ,
          "attributes": {
            "ROUTING": "X34/Y4/F4_SLICE;;1;X34/Y4/F4;X34/Y4/0_0_F4_SLICE->0_0_F4;1;X34/Y4/DI4;X34/Y4/0_0_F4->0_0_DI4;1;X34/Y4/DI4_SLICE;X34/Y4/0_0_DI4->0_0_DI4_SLICE;1",
            "src": "tx_uart.v:71.20-71.20|tx_uart.v:36.13-84.20|/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_2_C[2]": {
          "hide_name": 0,
          "bits": [ 3831 ] ,
          "attributes": {
            "ROUTING": "X34/Y5/F4_SLICE;;1;X34/Y5/F4;X34/Y5/0_0_F4_SLICE->0_0_F4;1;X34/Y4/V02N0601;X34/Y5/0_0_F4->0_-1_V02N0601;1;X34/Y4/D4;X34/Y4/0_0_V02N0601->0_0_D4;1;X34/Y4/C4_SLICE;X34/Y4/0_0_D4->0_0_C4_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3280 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_S0[1]": {
          "hide_name": 0,
          "bits": [ 2251 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/F4_SLICE;;1;X46/Y6/F4;X46/Y6/0_0_F4_SLICE->0_0_F4;1;X46/Y5/V01N0101;X46/Y6/0_0_F4->0_-1_V01N0101;1;X46/Y5/A1;X46/Y5/0_0_V01N0101->0_0_A1;1;X46/Y5/C1_SLICE;X46/Y5/0_0_A1->0_0_C1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3279 ] ,
          "attributes": {
            "ROUTING": "X44/Y3/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rxuart.rx_byte_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3270 ] ,
          "attributes": {
            "ROUTING": "X44/Y3/H00L0000;X44/Y3/0_0_F0->0_0_H00L0000;1;X44/Y3/CE1;X44/Y3/0_0_H00L0000->0_0_CE1;1;X44/Y3/CE1_SLICE;X44/Y3/0_0_CE1->0_0_CE1_SLICE;1;X43/Y3/CE3;X43/Y3/1_0_H02W0101->0_0_CE3;1;X43/Y3/CE3_SLICE;X43/Y3/0_0_CE3->0_0_CE3_SLICE;1;X44/Y2/V02N0201;X44/Y3/0_0_F0->0_-1_V02N0201;1;X44/Y2/CE1;X44/Y2/0_0_V02N0201->0_0_CE1;1;X44/Y2/CE1_SLICE;X44/Y2/0_0_CE1->0_0_CE1_SLICE;1;X43/Y3/CE1;X43/Y3/1_0_H02W0101->0_0_CE1;1;X43/Y3/CE1_SLICE;X43/Y3/0_0_CE1->0_0_CE1_SLICE;1;X45/Y3/H01E0101;X44/Y3/0_0_F0->1_0_H01E0101;1;X44/Y3/H02W0101;X45/Y3/0_0_H01E0101->-1_0_H02W0101;1;X43/Y3/CE0;X43/Y3/1_0_H02W0101->0_0_CE0;1;X43/Y3/CE0_SLICE;X43/Y3/0_0_CE0->0_0_CE0_SLICE;1;X44/Y3/F5A_SLICE;;1;X44/Y3/F0;X44/Y3/0_0_F5A_SLICE->0_0_F0;1;X44/Y3/H01W0000;X44/Y3/0_0_F0->0_0_H01W0000;1;X43/Y2/V02N0201;X43/Y3/1_0_H01W0000->0_-1_V02N0201;1;X43/Y2/CE1;X43/Y2/0_0_V02N0201->0_0_CE1;1;X43/Y2/CE1_SLICE;X43/Y2/0_0_CE1->0_0_CE1_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 2246 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/FCOC_SLICE;;1;X46/Y6/FCID_SLICE;X46/Y6/0_0_FCOC_SLICE->0_0_FCID_SLICE;1",
            "src": "uart.v:129.40-129.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C_CCU2C_S1_CIN": {
          "hide_name": 0,
          "bits": [ 2245 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/FCOB_SLICE;;1;X46/Y6/FCIC_SLICE;X46/Y6/0_0_FCOB_SLICE->0_0_FCIC_SLICE;1",
            "src": "uart.v:129.40-129.58|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.tx_start_LUT4_C_D_LUT4_B_1_C_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 3829 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_rx_read_LUT4_C_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 4257 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.uart_rx_ready_LUT4_D_Z[1]": {
          "hide_name": 0,
          "bits": [ 4214 ] ,
          "attributes": {
            "ROUTING": "X40/Y5/F1_SLICE;;1;X40/Y5/F1;X40/Y5/0_0_F1_SLICE->0_0_F1;1;X40/Y5/DI1;X40/Y5/0_0_F1->0_0_DI1;1;X40/Y5/DI1_SLICE;X40/Y5/0_0_DI1->0_0_DI1_SLICE;1"
          }
        },
        "state[1]": {
          "hide_name": 0,
          "bits": [ 4213 ] ,
          "attributes": {
            "ROUTING": "X40/Y5/B1;X40/Y5/0_0_Q1->0_0_B1;1;X40/Y5/C1_SLICE;X40/Y5/0_0_B1->0_0_C1_SLICE;1;X40/Y5/C0;X40/Y5/0_0_H00L0100->0_0_C0;1;X40/Y5/C0_SLICE;X40/Y5/0_0_C0->0_0_C0_SLICE;1;X40/Y5/H00L0100;X40/Y5/0_0_Q1->0_0_H00L0100;1;X40/Y5/C3;X40/Y5/0_0_H00L0100->0_0_C3;1;X40/Y5/C3_SLICE;X40/Y5/0_0_C3->0_0_C3_SLICE;1;X40/Y5/Q1_SLICE;;1;X40/Y5/Q1;X40/Y5/0_0_Q1_SLICE->0_0_Q1;1;X40/Y4/V01N0101;X40/Y5/0_0_Q1->0_-1_V01N0101;1;X40/Y4/C5;X40/Y4/0_0_V01N0101->0_0_C5;1;X40/Y4/C5_SLICE;X40/Y4/0_0_C5->0_0_C5_SLICE;1",
            "onehot": "00000000000000000000000000000001"
          }
        },
        "uart_rx_read_LUT4_C_Z[1]": {
          "hide_name": 0,
          "bits": [ 2235 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/H01E0101;X44/Y4/0_0_F6->1_0_H01E0101;1;X45/Y5/V02S0301;X45/Y4/0_0_H01E0101->0_1_V02S0301;1;X45/Y5/B2;X45/Y5/0_0_V02S0301->0_0_B2;1;X45/Y5/D2_SLICE;X45/Y5/0_0_B2->0_0_D2_SLICE;1;X46/Y4/D4_SLICE;X46/Y4/0_0_C4->0_0_D4_SLICE;1;X45/Y5/D4_SLICE;X45/Y5/0_0_D4->0_0_D4_SLICE;1;X45/Y5/D4;X45/Y5/0_0_H02E0001->0_0_D4;1;X45/Y4/H02E0401;X44/Y4/0_0_F6->1_0_H02E0401;1;X44/Y4/H01W0100;X44/Y4/0_0_F6->0_0_H01W0100;1;X42/Y4/H02W0101;X43/Y4/1_0_H01W0100->-1_0_H02W0101;1;X41/Y4/CE3;X41/Y4/1_0_H02W0101->0_0_CE3;1;X41/Y4/CE3_SLICE;X41/Y4/0_0_CE3->0_0_CE3_SLICE;1;X45/Y5/H02E0001;X44/Y5/0_-1_V01S0000->1_0_H02E0001;1;X45/Y5/D6;X45/Y5/0_0_H02E0001->0_0_D6;1;X45/Y5/D6_SLICE;X45/Y5/0_0_D6->0_0_D6_SLICE;1;X43/Y4/C6;X43/Y4/0_0_H02W0401->0_0_C6;1;X43/Y4/H02W0401;X44/Y4/0_0_F6->-1_0_H02W0401;1;X43/Y4/D6_SLICE;X43/Y4/0_0_C6->0_0_D6_SLICE;1;X46/Y4/C4;X46/Y4/-1_0_H02E0401->0_0_C4;1;X46/Y5/D0;X46/Y5/-1_0_H02E0201->0_0_D0;1;X46/Y5/D0_SLICE;X46/Y5/0_0_D0->0_0_D0_SLICE;1;X46/Y5/D2;X46/Y5/-1_0_H02E0201->0_0_D2;1;X46/Y5/D2_SLICE;X46/Y5/0_0_D2->0_0_D2_SLICE;1;X45/Y5/H02E0201;X44/Y5/0_-1_V01S0000->1_0_H02E0201;1;X46/Y5/D1;X46/Y5/-1_0_H02E0201->0_0_D1;1;X46/Y5/D1_SLICE;X46/Y5/0_0_D1->0_0_D1_SLICE;1;X41/Y4/H06W0303;X44/Y4/0_0_F6->-3_0_H06W0303;1;X41/Y3/V02N0601;X41/Y4/0_0_H06W0303->0_-1_V02N0601;1;X41/Y3/D7;X41/Y3/0_0_V02N0601->0_0_D7;1;X41/Y3/D7_SLICE;X41/Y3/0_0_D7->0_0_D7_SLICE;1;X42/Y5/D4;X42/Y5/1_0_H02W0201->0_0_D4;1;X42/Y5/D4_SLICE;X42/Y5/0_0_D4->0_0_D4_SLICE;1;X42/Y2/CE1_SLICE;X42/Y2/0_0_CE1->0_0_CE1_SLICE;1;X42/Y3/V02N0601;X42/Y4/1_0_H02W0601->0_-1_V02N0601;1;X42/Y2/CE3;X42/Y2/0_1_V02N0601->0_0_CE3;1;X42/Y2/CE3_SLICE;X42/Y2/0_0_CE3->0_0_CE3_SLICE;1;X43/Y4/H02W0601;X44/Y4/0_0_F6->-1_0_H02W0601;1;X41/Y4/H02W0601;X42/Y4/1_0_H02W0601->-1_0_H02W0601;1;X40/Y4/H00R0000;X40/Y4/1_0_H02W0601->0_0_H00R0000;1;X40/Y4/CE1;X40/Y4/0_0_H00R0000->0_0_CE1;1;X40/Y4/CE1_SLICE;X40/Y4/0_0_CE1->0_0_CE1_SLICE;1;X42/Y2/CE2_SLICE;X42/Y2/0_0_CE2->0_0_CE2_SLICE;1;X42/Y2/H00R0000;X42/Y2/0_1_V02N0601->0_0_H00R0000;1;X42/Y2/CE2;X42/Y2/0_1_V02N0601->0_0_CE2;1;X42/Y2/CE1;X42/Y2/0_0_H00R0000->0_0_CE1;1;X40/Y3/CE3;X40/Y3/0_0_H00R0000->0_0_CE3;1;X40/Y3/CE3_SLICE;X40/Y3/0_0_CE3->0_0_CE3_SLICE;1;X41/Y2/H00R0000;X41/Y2/0_1_V02N0401->0_0_H00R0000;1;X41/Y2/CE3;X41/Y2/0_0_H00R0000->0_0_CE3;1;X41/Y2/CE3_SLICE;X41/Y2/0_0_CE3->0_0_CE3_SLICE;1;X40/Y3/CE0;X40/Y3/0_0_H00R0000->0_0_CE0;1;X40/Y3/CE0_SLICE;X40/Y3/0_0_CE0->0_0_CE0_SLICE;1;X40/Y4/H06W0203;X43/Y4/1_0_H01W0000->-3_0_H06W0203;1;X40/Y3/V02N0401;X40/Y4/0_0_H06W0203->0_-1_V02N0401;1;X40/Y3/H00R0000;X40/Y3/0_0_V02N0401->0_0_H00R0000;1;X40/Y3/CE1;X40/Y3/0_0_H00R0000->0_0_CE1;1;X40/Y3/CE1_SLICE;X40/Y3/0_0_CE1->0_0_CE1_SLICE;1;X44/Y4/F6_SLICE;;1;X44/Y4/F6;X44/Y4/0_0_F6_SLICE->0_0_F6;1;X44/Y4/H01W0000;X44/Y4/0_0_F6->0_0_H01W0000;1;X42/Y4/H02W0401;X43/Y4/1_0_H01W0000->-1_0_H02W0401;1;X41/Y3/V02N0401;X41/Y4/1_0_H02W0401->0_-1_V02N0401;1;X44/Y4/V01S0000;X44/Y4/0_0_F6->0_0_V01S0000;1;X43/Y5/H02W0201;X44/Y5/0_-1_V01S0000->-1_0_H02W0201;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C[1]": {
          "hide_name": 0,
          "bits": [ 2229 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/F5_SLICE;;1;X45/Y4/F5;X45/Y4/0_0_F5_SLICE->0_0_F5;1;X45/Y5/V02S0501;X45/Y4/0_0_F5->0_1_V02S0501;1;X46/Y5/H02E0501;X45/Y5/0_0_V02S0501->1_0_H02E0501;1;X46/Y5/A2;X46/Y5/0_0_H02E0501->0_0_A2;1;X46/Y5/C2_SLICE;X46/Y5/0_0_A2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI_LUT4_Z_1_C[0]": {
          "hide_name": 0,
          "bits": [ 2228 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/F5_SLICE;;1;X46/Y6/F5;X46/Y6/0_0_F5_SLICE->0_0_F5;1;X46/Y5/V01N0001;X46/Y6/0_0_F5->0_-1_V01N0001;1;X46/Y5/B2;X46/Y5/0_0_V01N0001->0_0_B2;1;X46/Y5/B2_SLICE;X46/Y5/0_0_B2->0_0_B2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_read_LUT4_C_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 4256 ] ,
          "attributes": {
            "ROUTING": "X45/Y5/F1_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_LUT4_Z_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3236 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3235 ] ,
          "attributes": {
            "ROUTING": "X46/Y3/F5_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z[2]": {
          "hide_name": 0,
          "bits": [ 3233 ] ,
          "attributes": {
            "ROUTING": "X47/Y3/F4_SLICE;;1;X47/Y3/F4;X47/Y3/0_0_F4_SLICE->0_0_F4;1;X47/Y3/DI4;X47/Y3/0_0_F4->0_0_DI4;1;X47/Y3/DI4_SLICE;X47/Y3/0_0_DI4->0_0_DI4_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt[1]": {
          "hide_name": 0,
          "bits": [ 2217 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/V02S0201;X46/Y5/0_0_Q0->0_1_V02S0201;1;X46/Y6/V00B0000;X46/Y6/0_0_V02S0201->0_0_V00B0000;1;X46/Y6/A3;X46/Y6/0_0_V00B0000->0_0_A3;1;X46/Y6/A3_SLICE;X46/Y6/0_0_A3->0_0_A3_SLICE;1;X45/Y5/H02W0001;X46/Y5/0_0_Q0->-1_0_H02W0001;1;X45/Y5/D0;X45/Y5/0_0_H02W0001->0_0_D0;1;X45/Y5/D0_SLICE;X45/Y5/0_0_D0->0_0_D0_SLICE;1;X45/Y4/B3_SLICE;X45/Y4/0_0_A3->0_0_B3_SLICE;1;X46/Y5/Q0_SLICE;;1;X46/Y5/Q0;X46/Y5/0_0_Q0_SLICE->0_0_Q0;1;X45/Y4/H02W0501;X46/Y4/0_0_V01N0101->-1_0_H02W0501;1;X46/Y4/V01N0101;X46/Y5/0_0_Q0->0_-1_V01N0101;1;X45/Y4/A3;X45/Y4/0_0_H02W0501->0_0_A3;1",
            "src": "uart.v:92.40-92.51",
            "hdlname": "myuart rx_gen.rx_fifo_cnt"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI[1]": {
          "hide_name": 0,
          "bits": [ 2216 ] ,
          "attributes": {
            "ROUTING": "X46/Y5/F0_SLICE;;1;X46/Y5/F0;X46/Y5/0_0_F0_SLICE->0_0_F0;1;X46/Y5/DI0;X46/Y5/0_0_F0->0_0_DI0;1;X46/Y5/DI0_SLICE;X46/Y5/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt[2]": {
          "hide_name": 0,
          "bits": [ 2214 ] ,
          "attributes": {
            "ROUTING": "X46/Y6/V02S0101;X46/Y5/0_0_Q1->0_1_V02S0101;1;X46/Y6/A4;X46/Y6/0_0_V02S0101->0_0_A4;1;X46/Y6/A4_SLICE;X46/Y6/0_0_A4->0_0_A4_SLICE;1;X46/Y5/H01W0000;X46/Y5/0_0_Q1->0_0_H01W0000;1;X45/Y5/C0;X45/Y5/1_0_H01W0000->0_0_C0;1;X45/Y5/C0_SLICE;X45/Y5/0_0_C0->0_0_C0_SLICE;1;X45/Y4/B4_SLICE;X45/Y4/0_0_A4->0_0_B4_SLICE;1;X46/Y5/Q1_SLICE;;1;X46/Y5/Q1;X46/Y5/0_0_Q1_SLICE->0_0_Q1;1;X45/Y4/V02N0101;X45/Y5/0_0_H02W0101->0_-1_V02N0101;1;X45/Y5/H02W0101;X46/Y5/0_0_Q1->-1_0_H02W0101;1;X45/Y4/A4;X45/Y4/0_0_V02N0101->0_0_A4;1",
            "src": "uart.v:92.40-92.51",
            "hdlname": "myuart rx_gen.rx_fifo_cnt"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI[2]": {
          "hide_name": 0,
          "bits": [ 2213 ] ,
          "attributes": {
            "ROUTING": "X46/Y5/F1_SLICE;;1;X46/Y5/F1;X46/Y5/0_0_F1_SLICE->0_0_F1;1;X46/Y5/DI1;X46/Y5/0_0_F1->0_0_DI1;1;X46/Y5/DI1_SLICE;X46/Y5/0_0_DI1->0_0_DI1_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt[3]": {
          "hide_name": 0,
          "bits": [ 2211 ] ,
          "attributes": {
            "ROUTING": "X46/Y5/V01S0000;X46/Y5/0_0_Q2->0_0_V01S0000;1;X46/Y6/B5;X46/Y6/0_-1_V01S0000->0_0_B5;1;X46/Y6/A5_SLICE;X46/Y6/0_0_B5->0_0_A5_SLICE;1;X45/Y4/V02N0701;X45/Y5/1_0_H01W0100->0_-1_V02N0701;1;X45/Y4/B5;X45/Y4/0_0_V02N0701->0_0_B5;1;X45/Y4/B5_SLICE;X45/Y4/0_0_B5->0_0_B5_SLICE;1;X46/Y5/Q2_SLICE;;1;X46/Y5/Q2;X46/Y5/0_0_Q2_SLICE->0_0_Q2;1;X46/Y5/H01W0100;X46/Y5/0_0_Q2->0_0_H01W0100;1;X45/Y5/B0;X45/Y5/1_0_H01W0100->0_0_B0;1;X45/Y5/B0_SLICE;X45/Y5/0_0_B0->0_0_B0_SLICE;1",
            "src": "uart.v:92.40-92.51",
            "hdlname": "myuart rx_gen.rx_fifo_cnt"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI[3]": {
          "hide_name": 0,
          "bits": [ 2210 ] ,
          "attributes": {
            "ROUTING": "X46/Y5/F2_SLICE;;1;X46/Y5/F2;X46/Y5/0_0_F2_SLICE->0_0_F2;1;X46/Y5/DI2;X46/Y5/0_0_F2->0_0_DI2;1;X46/Y5/DI2_SLICE;X46/Y5/0_0_DI2->0_0_DI2_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt[4]": {
          "hide_name": 0,
          "bits": [ 2208 ] ,
          "attributes": {
            "ROUTING": "X45/Y4/V02N0001;X45/Y5/0_0_Q2->0_-1_V02N0001;1;X45/Y4/H00L0000;X45/Y4/0_0_V02N0001->0_0_H00L0000;1;X45/Y4/A6;X45/Y4/0_0_H00L0000->0_0_A6;1;X45/Y4/B6_SLICE;X45/Y4/0_0_A6->0_0_B6_SLICE;1;X45/Y5/H00L0000;X45/Y5/0_0_Q2->0_0_H00L0000;1;X45/Y5/A0;X45/Y5/0_0_H00L0000->0_0_A0;1;X45/Y5/A0_SLICE;X45/Y5/0_0_A0->0_0_A0_SLICE;1;X45/Y5/Q2_SLICE;;1;X45/Y5/Q2;X45/Y5/0_0_Q2_SLICE->0_0_Q2;1;X45/Y5/V01S0100;X45/Y5/0_0_Q2->0_0_V01S0100;1;X46/Y6/H02E0301;X45/Y6/0_-1_V01S0100->1_0_H02E0301;1;X46/Y6/B6;X46/Y6/0_0_H02E0301->0_0_B6;1;X46/Y6/A6_SLICE;X46/Y6/0_0_B6->0_0_A6_SLICE;1",
            "src": "uart.v:92.40-92.51",
            "hdlname": "myuart rx_gen.rx_fifo_cnt"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI[4]": {
          "hide_name": 0,
          "bits": [ 2207 ] ,
          "attributes": {
            "ROUTING": "X45/Y5/F2_SLICE;;1;X45/Y5/F2;X45/Y5/0_0_F2_SLICE->0_0_F2;1;X45/Y5/DI2;X45/Y5/0_0_F2->0_0_DI2;1;X45/Y5/DI2_SLICE;X45/Y5/0_0_DI2->0_0_DI2_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt[0]": {
          "hide_name": 0,
          "bits": [ 2205 ] ,
          "attributes": {
            "ROUTING": "X45/Y6/D0;X45/Y6/0_0_Q0->0_0_D0;1;X45/Y6/D0_SLICE;X45/Y6/0_0_D0->0_0_D0_SLICE;1;X46/Y6/H01E0001;X45/Y6/0_0_Q0->1_0_H01E0001;1;X46/Y6/A2;X46/Y6/0_0_H01E0001->0_0_A2;1;X46/Y6/A2_SLICE;X46/Y6/0_0_A2->0_0_A2_SLICE;1;X45/Y4/V00B0000;X45/Y4/0_1_V02N0001->0_0_V00B0000;1;X45/Y4/A2;X45/Y4/0_0_V00B0000->0_0_A2;1;X45/Y4/B2_SLICE;X45/Y4/0_0_A2->0_0_B2_SLICE;1;X45/Y6/Q0_SLICE;;1;X45/Y6/Q0;X45/Y6/0_0_Q0_SLICE->0_0_Q0;1;X45/Y5/V02N0001;X45/Y6/0_0_Q0->0_-1_V02N0001;1;X45/Y5/V00B0000;X45/Y5/0_0_V02N0001->0_0_V00B0000;1;X45/Y5/M0;X45/Y5/0_0_V00B0000->0_0_M0;1;X45/Y5/M0_SLICE;X45/Y5/0_0_M0->0_0_M0_SLICE;1",
            "src": "uart.v:92.40-92.51",
            "hdlname": "myuart rx_gen.rx_fifo_cnt"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI[0]": {
          "hide_name": 0,
          "bits": [ 2204 ] ,
          "attributes": {
            "ROUTING": "X45/Y6/F0_SLICE;;1;X45/Y6/F0;X45/Y6/0_0_F0_SLICE->0_0_F0;1;X45/Y6/DI0;X45/Y6/0_0_F0->0_0_DI0;1;X45/Y6/DI0_SLICE;X45/Y6/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "uart_rx_read_LUT4_C_D[0]": {
          "hide_name": 0,
          "bits": [ 2202 ] ,
          "attributes": {
            "ROUTING": "X44/Y5/H02W0601;X45/Y5/0_0_Q4->-1_0_H02W0601;1;X44/Y5/H00R0000;X44/Y5/0_0_H02W0601->0_0_H00R0000;1;X44/Y5/D0;X44/Y5/0_0_H00R0000->0_0_D0;1;X44/Y5/C0_SLICE;X44/Y5/0_0_D0->0_0_C0_SLICE;1;X45/Y4/V02N0401;X45/Y5/0_0_Q4->0_-1_V02N0401;1;X45/Y4/V00T0000;X45/Y4/0_0_V02N0401->0_0_V00T0000;1;X45/Y4/B7;X45/Y4/0_0_V00T0000->0_0_B7;1;X45/Y4/B7_SLICE;X45/Y4/0_0_B7->0_0_B7_SLICE;1;X46/Y5/H01E0001;X45/Y5/0_0_Q4->1_0_H01E0001;1;X45/Y5/A3;X45/Y5/1_0_H01E0001->0_0_A3;1;X45/Y5/B3_SLICE;X45/Y5/0_0_A3->0_0_B3_SLICE;1;X46/Y5/H01E0101;X45/Y5/0_0_Q4->1_0_H01E0101;1;X46/Y6/V02S0501;X46/Y5/0_0_H01E0101->0_1_V02S0501;1;X46/Y6/B7;X46/Y6/0_0_V02S0501->0_0_B7;1;X46/Y6/A7_SLICE;X46/Y6/0_0_B7->0_0_A7_SLICE;1;X45/Y5/Q4_SLICE;;1;X45/Y5/Q4;X45/Y5/0_0_Q4_SLICE->0_0_Q4;1;X45/Y4/V01N0101;X45/Y5/0_0_Q4->0_-1_V01N0101;1;X44/Y4/H02W0701;X45/Y4/0_0_V01N0101->-1_0_H02W0701;1;X44/Y4/A6;X44/Y4/0_0_H02W0701->0_0_A6;1;X44/Y4/B6_SLICE;X44/Y4/0_0_A6->0_0_B6_SLICE;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "hdlname": "myuart rx_gen.rx_fifo_cnt"
          }
        },
        "rst_n_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2199 ] ,
          "attributes": {
            "ROUTING": "X40/Y3/MUXLSR0;X40/Y3/0_0_LSR0->0_0_MUXLSR0;1;X40/Y3/LSR0_SLICE;X40/Y3/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X40/Y3/LSR0;X40/Y3/0_0_V00T0100->0_0_LSR0;1;X40/Y3/MUXLSR3;X40/Y3/0_0_LSR0->0_0_MUXLSR3;1;X40/Y3/LSR3_SLICE;X40/Y3/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X40/Y3/V00T0100;X40/Y3/0_0_F1->0_0_V00T0100;1;X40/Y3/LSR1;X40/Y3/0_0_V00T0100->0_0_LSR1;1;X40/Y3/MUXLSR1;X40/Y3/0_0_LSR1->0_0_MUXLSR1;1;X40/Y3/LSR1_SLICE;X40/Y3/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X39/Y3/LSR0;X39/Y3/0_0_H02W0301->0_0_LSR0;1;X39/Y3/MUXLSR3;X39/Y3/0_0_LSR0->0_0_MUXLSR3;1;X39/Y3/LSR3_SLICE;X39/Y3/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X40/Y4/V02S0301;X40/Y3/0_0_F1->0_1_V02S0301;1;X40/Y4/V00B0100;X40/Y4/0_0_V02S0301->0_0_V00B0100;1;X40/Y4/LSR1;X40/Y4/0_0_V00B0100->0_0_LSR1;1;X40/Y4/MUXLSR1;X40/Y4/0_0_LSR1->0_0_MUXLSR1;1;X40/Y4/LSR1_SLICE;X40/Y4/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X34/Y4/MUXLSR0;X34/Y4/0_0_LSR1->0_0_MUXLSR0;1;X34/Y4/LSR0_SLICE;X34/Y4/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X34/Y4/LSR2_SLICE;X34/Y4/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X38/Y3/LSR1_SLICE;X38/Y3/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X41/Y2/H02E0301;X40/Y2/0_0_V01N0101->1_0_H02E0301;1;X41/Y2/LSR0;X41/Y2/0_0_H02E0301->0_0_LSR0;1;X41/Y2/MUXLSR3;X41/Y2/0_0_LSR0->0_0_MUXLSR3;1;X41/Y2/LSR3_SLICE;X41/Y2/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X36/Y2/MUXLSR3;X36/Y2/0_0_LSR1->0_0_MUXLSR3;1;X36/Y2/LSR3_SLICE;X36/Y2/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X36/Y2/MUXLSR2;X36/Y2/0_0_LSR1->0_0_MUXLSR2;1;X36/Y2/LSR2_SLICE;X36/Y2/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X37/Y3/LSR3_SLICE;X37/Y3/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X42/Y4/MUXLSR2;X42/Y4/0_0_LSR0->0_0_MUXLSR2;1;X42/Y4/LSR2_SLICE;X42/Y4/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X42/Y2/MUXLSR3;X42/Y2/0_0_LSR0->0_0_MUXLSR3;1;X42/Y2/LSR3_SLICE;X42/Y2/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X42/Y2/LSR1;X42/Y2/0_0_H02E0501->0_0_LSR1;1;X42/Y2/MUXLSR1;X42/Y2/0_0_LSR1->0_0_MUXLSR1;1;X42/Y2/LSR1_SLICE;X42/Y2/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X38/Y4/LSR1;X38/Y4/1_0_H02W0301->0_0_LSR1;1;X38/Y4/MUXLSR2;X38/Y4/0_0_LSR1->0_0_MUXLSR2;1;X38/Y4/LSR2_SLICE;X38/Y4/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X37/Y3/MUXLSR2;X37/Y3/0_0_LSR1->0_0_MUXLSR2;1;X37/Y3/LSR2_SLICE;X37/Y3/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X38/Y3/H02W0301;X39/Y3/1_0_H01W0100->-1_0_H02W0301;1;X37/Y3/LSR1;X37/Y3/1_0_H02W0301->0_0_LSR1;1;X37/Y3/MUXLSR1;X37/Y3/0_0_LSR1->0_0_MUXLSR1;1;X37/Y3/LSR1_SLICE;X37/Y3/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X43/Y3/MUXLSR1;X43/Y3/0_0_LSR1->0_0_MUXLSR1;1;X43/Y3/LSR1_SLICE;X43/Y3/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X42/Y4/LSR0;X42/Y4/-1_0_H02E0301->0_0_LSR0;1;X42/Y4/MUXLSR1;X42/Y4/0_0_LSR0->0_0_MUXLSR1;1;X42/Y4/LSR1_SLICE;X42/Y4/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X43/Y3/LSR0;X43/Y3/-1_0_H02E0501->0_0_LSR0;1;X43/Y3/MUXLSR3;X43/Y3/0_0_LSR0->0_0_MUXLSR3;1;X43/Y3/LSR3_SLICE;X43/Y3/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X40/Y2/V01N0101;X40/Y3/0_0_F1->0_-1_V01N0101;1;X39/Y2/H02W0501;X40/Y2/0_0_V01N0101->-1_0_H02W0501;1;X38/Y2/LSR0;X38/Y2/1_0_H02W0501->0_0_LSR0;1;X38/Y2/MUXLSR3;X38/Y2/0_0_LSR0->0_0_MUXLSR3;1;X38/Y2/LSR3_SLICE;X38/Y2/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X39/Y4/H02W0301;X40/Y4/0_-1_V01S0100->-1_0_H02W0301;1;X38/Y4/LSR0;X38/Y4/1_0_H02W0301->0_0_LSR0;1;X38/Y4/MUXLSR1;X38/Y4/0_0_LSR0->0_0_MUXLSR1;1;X38/Y4/LSR1_SLICE;X38/Y4/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X40/Y3/V01S0100;X40/Y3/0_0_F1->0_0_V01S0100;1;X41/Y4/H02E0301;X40/Y4/0_-1_V01S0100->1_0_H02E0301;1;X42/Y4/LSR1;X42/Y4/-1_0_H02E0301->0_0_LSR1;1;X42/Y4/MUXLSR3;X42/Y4/0_0_LSR1->0_0_MUXLSR3;1;X42/Y4/LSR3_SLICE;X42/Y4/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X42/Y2/LSR0;X42/Y2/0_0_H02E0501->0_0_LSR0;1;X42/Y2/MUXLSR2;X42/Y2/0_0_LSR0->0_0_MUXLSR2;1;X42/Y2/LSR2_SLICE;X42/Y2/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X42/Y3/H02E0501;X41/Y3/0_0_H01E0101->1_0_H02E0501;1;X43/Y3/LSR1;X43/Y3/-1_0_H02E0501->0_0_LSR1;1;X43/Y3/MUXLSR0;X43/Y3/0_0_LSR1->0_0_MUXLSR0;1;X43/Y3/LSR0_SLICE;X43/Y3/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X38/Y5/LSR1;X38/Y5/0_0_V00B0100->0_0_LSR1;1;X38/Y5/MUXLSR1;X38/Y5/0_0_LSR1->0_0_MUXLSR1;1;X38/Y5/LSR1_SLICE;X38/Y5/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X41/Y4/MUXLSR3;X41/Y4/0_0_LSR0->0_0_MUXLSR3;1;X41/Y4/LSR3_SLICE;X41/Y4/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X38/Y3/LSR1;X38/Y3/1_0_H02W0301->0_0_LSR1;1;X37/Y3/H02W0301;X38/Y3/1_0_H02W0301->-1_0_H02W0301;1;X36/Y3/LSR0;X36/Y3/1_0_H02W0301->0_0_LSR0;1;X36/Y3/MUXLSR0;X36/Y3/0_0_LSR0->0_0_MUXLSR0;1;X36/Y3/LSR0_SLICE;X36/Y3/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X37/Y4/H02W0301;X38/Y4/0_0_V02S0301->-1_0_H02W0301;1;X37/Y4/LSR0;X37/Y4/0_0_H02W0301->0_0_LSR0;1;X37/Y4/MUXLSR0;X37/Y4/0_0_LSR0->0_0_MUXLSR0;1;X37/Y4/LSR0_SLICE;X37/Y4/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X42/Y3/H02E0201;X41/Y3/0_0_H01E0001->1_0_H02E0201;1;X44/Y3/H02E0301;X43/Y3/-1_0_H02E0201->1_0_H02E0301;1;X44/Y3/LSR1;X44/Y3/0_0_H02E0301->0_0_LSR1;1;X44/Y3/MUXLSR1;X44/Y3/0_0_LSR1->0_0_MUXLSR1;1;X44/Y3/LSR1_SLICE;X44/Y3/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X41/Y4/LSR0;X41/Y4/0_0_H02E0301->0_0_LSR0;1;X37/Y2/LSR0;X37/Y2/0_0_H02W0501->0_0_LSR0;1;X37/Y2/MUXLSR1;X37/Y2/0_0_LSR0->0_0_MUXLSR1;1;X37/Y2/LSR1_SLICE;X37/Y2/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X38/Y3/MUXLSR1;X38/Y3/0_0_LSR1->0_0_MUXLSR1;1;X39/Y3/H02W0301;X40/Y3/0_0_F1->-1_0_H02W0301;1;X38/Y4/V02S0301;X38/Y3/1_0_H02W0301->0_1_V02S0301;1;X38/Y5/V00B0100;X38/Y5/0_-1_V02S0301->0_0_V00B0100;1;X38/Y5/LSR0;X38/Y5/0_0_V00B0100->0_0_LSR0;1;X38/Y5/MUXLSR2;X38/Y5/0_0_LSR0->0_0_MUXLSR2;1;X38/Y5/LSR2_SLICE;X38/Y5/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X41/Y3/H01E0101;X40/Y3/0_0_F1->1_0_H01E0101;1;X41/Y2/V02N0501;X41/Y3/0_0_H01E0101->0_-1_V02N0501;1;X42/Y2/H02E0501;X41/Y2/0_0_V02N0501->1_0_H02E0501;1;X43/Y2/LSR1;X43/Y2/-1_0_H02E0501->0_0_LSR1;1;X43/Y2/MUXLSR1;X43/Y2/0_0_LSR1->0_0_MUXLSR1;1;X43/Y2/LSR1_SLICE;X43/Y2/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X44/Y2/V02N0001;X44/Y3/0_0_H06E0003->0_-1_V02N0001;1;X44/Y2/V00B0000;X44/Y2/0_0_V02N0001->0_0_V00B0000;1;X44/Y2/LSR1;X44/Y2/0_0_V00B0000->0_0_LSR1;1;X44/Y2/MUXLSR1;X44/Y2/0_0_LSR1->0_0_MUXLSR1;1;X44/Y2/LSR1_SLICE;X44/Y2/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X35/Y3/MUXLSR0;X35/Y3/0_0_LSR1->0_0_MUXLSR0;1;X35/Y3/LSR0_SLICE;X35/Y3/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X37/Y2/H02W0501;X38/Y2/1_0_H02W0501->-1_0_H02W0501;1;X36/Y2/LSR0;X36/Y2/1_0_H02W0501->0_0_LSR0;1;X36/Y4/V02S0101;X36/Y3/0_0_H06W0103->0_1_V02S0101;1;X36/Y4/V00B0100;X36/Y4/0_0_V02S0101->0_0_V00B0100;1;X36/Y4/LSR0;X36/Y4/0_0_V00B0100->0_0_LSR0;1;X36/Y4/MUXLSR0;X36/Y4/0_0_LSR0->0_0_MUXLSR0;1;X36/Y4/LSR0_SLICE;X36/Y4/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X35/Y3/LSR1;X35/Y3/-1_0_H02E0501->0_0_LSR1;1;X35/Y3/MUXLSR1;X35/Y3/0_0_LSR1->0_0_MUXLSR1;1;X35/Y3/LSR1_SLICE;X35/Y3/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X38/Y4/LSR3_SLICE;X38/Y4/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X37/Y3/MUXLSR3;X37/Y3/0_0_LSR1->0_0_MUXLSR3;1;X36/Y2/MUXLSR1;X36/Y2/0_0_LSR0->0_0_MUXLSR1;1;X36/Y2/LSR1_SLICE;X36/Y2/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X36/Y2/LSR0_SLICE;X36/Y2/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X44/Y4/V00B0000;X44/Y4/0_0_V02S0001->0_0_V00B0000;1;X44/Y4/LSR1;X44/Y4/0_0_V00B0000->0_0_LSR1;1;X44/Y4/MUXLSR0;X44/Y4/0_0_LSR1->0_0_MUXLSR0;1;X44/Y4/LSR0_SLICE;X44/Y4/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X38/Y4/MUXLSR3;X38/Y4/0_0_LSR1->0_0_MUXLSR3;1;X36/Y2/V02N0101;X36/Y3/0_0_H06W0103->0_-1_V02N0101;1;X36/Y2/MUXLSR0;X36/Y2/0_0_LSR0->0_0_MUXLSR0;1;X36/Y2/V00B0100;X36/Y2/0_0_V02N0101->0_0_V00B0100;1;X36/Y2/LSR1;X36/Y2/0_0_V00B0100->0_0_LSR1;1;X41/Y6/V06S0003;X41/Y3/0_0_H01E0001->0_3_V06S0003;1;X42/Y6/H02E0301;X41/Y6/0_0_V06S0003->1_0_H02E0301;1;X42/Y6/LSR0;X42/Y6/0_0_H02E0301->0_0_LSR0;1;X42/Y6/MUXLSR0;X42/Y6/0_0_LSR0->0_0_MUXLSR0;1;X42/Y6/LSR0_SLICE;X42/Y6/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X35/Y3/LSR0;X35/Y3/-1_0_H02E0501->0_0_LSR0;1;X35/Y3/MUXLSR3;X35/Y3/0_0_LSR0->0_0_MUXLSR3;1;X35/Y3/LSR3_SLICE;X35/Y3/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X34/Y3/LSR0;X34/Y3/0_0_H02E0501->0_0_LSR0;1;X34/Y3/MUXLSR1;X34/Y3/0_0_LSR0->0_0_MUXLSR1;1;X34/Y3/LSR1_SLICE;X34/Y3/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X34/Y3/H02E0501;X33/Y3/3_0_H06W0303->1_0_H02E0501;1;X34/Y3/LSR1;X34/Y3/0_0_H02E0501->0_0_LSR1;1;X34/Y3/MUXLSR2;X34/Y3/0_0_LSR1->0_0_MUXLSR2;1;X34/Y3/LSR2_SLICE;X34/Y3/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X37/Y6/MUXLSR0;X37/Y6/0_0_LSR1->0_0_MUXLSR0;1;X37/Y6/LSR0_SLICE;X37/Y6/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X39/Y6/V06S0303;X39/Y3/1_0_H01W0100->0_3_V06S0303;1;X38/Y6/H02W0501;X39/Y6/0_0_V06S0303->-1_0_H02W0501;1;X37/Y6/LSR1;X37/Y6/1_0_H02W0501->0_0_LSR1;1;X37/Y6/MUXLSR2;X37/Y6/0_0_LSR1->0_0_MUXLSR2;1;X37/Y6/LSR2_SLICE;X37/Y6/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X44/Y4/V02S0001;X44/Y3/0_0_H06E0003->0_1_V02S0001;1;X44/Y5/V00B0000;X44/Y5/0_-1_V02S0001->0_0_V00B0000;1;X44/Y5/LSR0;X44/Y5/0_0_V00B0000->0_0_LSR0;1;X44/Y5/MUXLSR0;X44/Y5/0_0_LSR0->0_0_MUXLSR0;1;X44/Y5/LSR0_SLICE;X44/Y5/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X35/Y4/LSR0;X35/Y4/0_0_H02W0501->0_0_LSR0;1;X35/Y4/MUXLSR2;X35/Y4/0_0_LSR0->0_0_MUXLSR2;1;X35/Y4/LSR2_SLICE;X35/Y4/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X35/Y2/LSR1;X35/Y2/0_0_H02W0501->0_0_LSR1;1;X35/Y2/MUXLSR1;X35/Y2/0_0_LSR1->0_0_MUXLSR1;1;X35/Y2/LSR1_SLICE;X35/Y2/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X41/Y3/H01E0001;X40/Y3/0_0_F1->1_0_H01E0001;1;X44/Y3/H06E0003;X41/Y3/0_0_H01E0001->3_0_H06E0003;1;X47/Y2/V02N0301;X47/Y3/-3_0_H06E0003->0_-1_V02N0301;1;X46/Y2/H02W0301;X47/Y2/0_0_V02N0301->-1_0_H02W0301;1;X45/Y2/LSR1;X45/Y2/1_0_H02W0301->0_0_LSR1;1;X45/Y2/MUXLSR0;X45/Y2/0_0_LSR1->0_0_MUXLSR0;1;X45/Y2/LSR0_SLICE;X45/Y2/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X36/Y4/V02S0501;X36/Y3/0_0_H06W0303->0_1_V02S0501;1;X35/Y4/H02W0501;X36/Y4/0_0_V02S0501->-1_0_H02W0501;1;X35/Y4/LSR1;X35/Y4/0_0_H02W0501->0_0_LSR1;1;X35/Y4/MUXLSR0;X35/Y4/0_0_LSR1->0_0_MUXLSR0;1;X35/Y4/LSR0_SLICE;X35/Y4/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X36/Y3/H06W0303;X39/Y3/1_0_H01W0100->-3_0_H06W0303;1;X36/Y2/V02N0501;X36/Y3/0_0_H06W0303->0_-1_V02N0501;1;X35/Y2/H02W0501;X36/Y2/0_0_V02N0501->-1_0_H02W0501;1;X35/Y2/LSR0;X35/Y2/0_0_H02W0501->0_0_LSR0;1;X35/Y2/MUXLSR2;X35/Y2/0_0_LSR0->0_0_MUXLSR2;1;X35/Y2/LSR2_SLICE;X35/Y2/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X33/Y3/H02W0201;X34/Y3/3_0_H06W0103->-1_0_H02W0201;1;X33/Y3/V00T0000;X33/Y3/0_0_H02W0201->0_0_V00T0000;1;X33/Y3/LSR1;X33/Y3/0_0_V00T0000->0_0_LSR1;1;X33/Y3/MUXLSR1;X33/Y3/0_0_LSR1->0_0_MUXLSR1;1;X33/Y3/LSR1_SLICE;X33/Y3/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X48/Y3/MUXLSR1;X48/Y3/0_0_LSR1->0_0_MUXLSR1;1;X48/Y3/LSR1_SLICE;X48/Y3/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X48/Y3/LSR1;X48/Y3/0_0_V00T0100->0_0_LSR1;1;X48/Y3/MUXLSR3;X48/Y3/0_0_LSR1->0_0_MUXLSR3;1;X48/Y3/LSR3_SLICE;X48/Y3/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X34/Y4/V02S0101;X34/Y3/3_0_H06W0103->0_1_V02S0101;1;X34/Y4/V00B0100;X34/Y4/0_0_V02S0101->0_0_V00B0100;1;X37/Y2/MUXLSR0;X37/Y2/0_0_LSR1->0_0_MUXLSR0;1;X37/Y2/LSR0_SLICE;X37/Y2/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X34/Y4/MUXLSR1;X34/Y4/0_0_LSR1->0_0_MUXLSR1;1;X37/Y2/LSR1;X37/Y2/0_0_H02W0501->0_0_LSR1;1;X34/Y4/LSR1_SLICE;X34/Y4/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X34/Y4/LSR1;X34/Y4/0_0_V00B0100->0_0_LSR1;1;X34/Y4/MUXLSR2;X34/Y4/0_0_LSR1->0_0_MUXLSR2;1;X34/Y2/MUXLSR0;X34/Y2/0_0_LSR0->0_0_MUXLSR0;1;X34/Y2/LSR0_SLICE;X34/Y2/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X37/Y3/H06W0103;X40/Y3/0_0_F1->-3_0_H06W0103;1;X34/Y2/V02N0201;X34/Y3/3_0_H06W0103->0_-1_V02N0201;1;X34/Y2/V00B0000;X34/Y2/0_0_V02N0201->0_0_V00B0000;1;X34/Y2/LSR0;X34/Y2/0_0_V00B0000->0_0_LSR0;1;X34/Y2/MUXLSR1;X34/Y2/0_0_LSR0->0_0_MUXLSR1;1;X34/Y2/LSR1_SLICE;X34/Y2/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X47/Y3/H02E0101;X46/Y3/-3_0_H06E0103->1_0_H02E0101;1;X48/Y3/V00T0100;X48/Y3/-1_0_H02E0101->0_0_V00T0100;1;X48/Y3/LSR0;X48/Y3/0_0_V00T0100->0_0_LSR0;1;X48/Y3/MUXLSR2;X48/Y3/0_0_LSR0->0_0_MUXLSR2;1;X48/Y3/LSR2_SLICE;X48/Y3/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X33/Y4/LSR1;X33/Y4/0_0_V00B0100->0_0_LSR1;1;X33/Y4/MUXLSR1;X33/Y4/0_0_LSR1->0_0_MUXLSR1;1;X33/Y4/LSR1_SLICE;X33/Y4/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X49/Y3/MUXLSR1;X49/Y3/0_0_LSR0->0_0_MUXLSR1;1;X49/Y3/LSR1_SLICE;X49/Y3/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X49/Y3/MUXLSR0;X49/Y3/0_0_LSR1->0_0_MUXLSR0;1;X49/Y3/LSR0_SLICE;X49/Y3/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X49/Y3/LSR0;X49/Y3/0_0_H02E0301->0_0_LSR0;1;X49/Y3/MUXLSR3;X49/Y3/0_0_LSR0->0_0_MUXLSR3;1;X49/Y3/LSR3_SLICE;X49/Y3/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X40/Y3/H01W0100;X40/Y3/0_0_F1->0_0_H01W0100;1;X36/Y3/H06W0103;X39/Y3/1_0_H01W0100->-3_0_H06W0103;1;X33/Y4/V02S0101;X33/Y3/3_0_H06W0103->0_1_V02S0101;1;X33/Y4/V00B0100;X33/Y4/0_0_V02S0101->0_0_V00B0100;1;X33/Y4/LSR0;X33/Y4/0_0_V00B0100->0_0_LSR0;1;X33/Y4/MUXLSR0;X33/Y4/0_0_LSR0->0_0_MUXLSR0;1;X33/Y4/LSR0_SLICE;X33/Y4/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X49/Y3/LSR1;X49/Y3/0_0_H02E0301->0_0_LSR1;1;X49/Y3/MUXLSR2;X49/Y3/0_0_LSR1->0_0_MUXLSR2;1;X49/Y3/LSR2_SLICE;X49/Y3/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X45/Y5/LSR0;X45/Y5/0_0_V00T0000->0_0_LSR0;1;X45/Y5/MUXLSR2;X45/Y5/0_0_LSR0->0_0_MUXLSR2;1;X45/Y5/LSR2_SLICE;X45/Y5/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X45/Y5/H02W0201;X46/Y5/0_-1_V02S0201->-1_0_H02W0201;1;X45/Y5/V00T0000;X45/Y5/0_0_H02W0201->0_0_V00T0000;1;X45/Y5/LSR1;X45/Y5/0_0_V00T0000->0_0_LSR1;1;X45/Y5/MUXLSR1;X45/Y5/0_0_LSR1->0_0_MUXLSR1;1;X45/Y5/LSR1_SLICE;X45/Y5/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X46/Y5/MUXLSR0;X46/Y5/0_0_LSR0->0_0_MUXLSR0;1;X46/Y5/LSR0_SLICE;X46/Y5/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X48/Y4/V02S0201;X48/Y3/-1_0_H02E0201->0_1_V02S0201;1;X48/Y4/V00B0000;X48/Y4/0_0_V02S0201->0_0_V00B0000;1;X48/Y4/LSR1;X48/Y4/0_0_V00B0000->0_0_LSR1;1;X48/Y4/MUXLSR3;X48/Y4/0_0_LSR1->0_0_MUXLSR3;1;X48/Y4/LSR3_SLICE;X48/Y4/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X50/Y3/LSR0;X50/Y3/-1_0_H02E0301->0_0_LSR0;1;X50/Y3/MUXLSR3;X50/Y3/0_0_LSR0->0_0_MUXLSR3;1;X50/Y3/LSR3_SLICE;X50/Y3/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X47/Y3/H02E0201;X46/Y3/-3_0_H06E0103->1_0_H02E0201;1;X49/Y3/H02E0301;X48/Y3/-1_0_H02E0201->1_0_H02E0301;1;X50/Y3/LSR1;X50/Y3/-1_0_H02E0301->0_0_LSR1;1;X50/Y3/MUXLSR2;X50/Y3/0_0_LSR1->0_0_MUXLSR2;1;X50/Y3/LSR2_SLICE;X50/Y3/0_0_MUXLSR2->0_0_LSR2_SLICE;1;X46/Y5/V00B0000;X46/Y5/0_-1_V02S0201->0_0_V00B0000;1;X46/Y5/LSR0;X46/Y5/0_0_V00B0000->0_0_LSR0;1;X46/Y5/MUXLSR1;X46/Y5/0_0_LSR0->0_0_MUXLSR1;1;X46/Y5/LSR1_SLICE;X46/Y5/0_0_MUXLSR1->0_0_LSR1_SLICE;1;X46/Y6/V02S0301;X46/Y5/0_-1_V02S0201->0_1_V02S0301;1;X45/Y6/H02W0301;X46/Y6/0_0_V02S0301->-1_0_H02W0301;1;X45/Y6/LSR0;X45/Y6/0_0_H02W0301->0_0_LSR0;1;X45/Y6/MUXLSR0;X45/Y6/0_0_LSR0->0_0_MUXLSR0;1;X45/Y6/LSR0_SLICE;X45/Y6/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X49/Y3/H06E0103;X46/Y3/-3_0_H06E0103->3_0_H06E0103;1;X49/Y4/V02S0201;X49/Y3/0_0_H06E0103->0_1_V02S0201;1;X49/Y4/V00B0000;X49/Y4/0_0_V02S0201->0_0_V00B0000;1;X49/Y4/LSR1;X49/Y4/0_0_V00B0000->0_0_LSR1;1;X49/Y4/MUXLSR3;X49/Y4/0_0_LSR1->0_0_MUXLSR3;1;X49/Y4/LSR3_SLICE;X49/Y4/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X50/Y2/LSR1;X50/Y2/-1_0_H02E0301->0_0_LSR1;1;X50/Y2/MUXLSR0;X50/Y2/0_0_LSR1->0_0_MUXLSR0;1;X50/Y2/LSR0_SLICE;X50/Y2/0_0_MUXLSR0->0_0_LSR0_SLICE;1;X46/Y4/V02S0201;X46/Y3/-3_0_H06E0103->0_1_V02S0201;1;X47/Y4/H02E0201;X46/Y4/0_0_V02S0201->1_0_H02E0201;1;X49/Y4/H02E0301;X48/Y4/-1_0_H02E0201->1_0_H02E0301;1;X50/Y4/LSR0;X50/Y4/-1_0_H02E0301->0_0_LSR0;1;X50/Y4/MUXLSR3;X50/Y4/0_0_LSR0->0_0_MUXLSR3;1;X50/Y4/LSR3_SLICE;X50/Y4/0_0_MUXLSR3->0_0_LSR3_SLICE;1;X40/Y3/F1_SLICE;;1;X40/Y3/F1;X40/Y3/0_0_F1_SLICE->0_0_F1;1;X43/Y3/H06E0103;X40/Y3/0_0_F1->3_0_H06E0103;1;X46/Y2/V02N0201;X46/Y3/-3_0_H06E0103->0_-1_V02N0201;1;X47/Y2/H02E0201;X46/Y2/0_0_V02N0201->1_0_H02E0201;1;X49/Y2/H02E0301;X48/Y2/-1_0_H02E0201->1_0_H02E0301;1;X50/Y2/LSR0;X50/Y2/-1_0_H02E0301->0_0_LSR0;1;X50/Y2/MUXLSR1;X50/Y2/0_0_LSR0->0_0_MUXLSR1;1;X50/Y2/LSR1_SLICE;X50/Y2/0_0_MUXLSR1->0_0_LSR1_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo_cnt_TRELLIS_FF_Q_DI[5]": {
          "hide_name": 0,
          "bits": [ 2198 ] ,
          "attributes": {
            "ROUTING": "X45/Y5/F4_SLICE;;1;X45/Y5/F4;X45/Y5/0_0_F4_SLICE->0_0_F4;1;X45/Y5/DI4;X45/Y5/0_0_F4->0_0_DI4;1;X45/Y5/DI4_SLICE;X45/Y5/0_0_DI4->0_0_DI4_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_read_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 2197 ] ,
          "attributes": {
            "ROUTING": "X45/Y5/CE2;X45/Y5/0_0_H00R0000->0_0_CE2;1;X45/Y5/CE2_SLICE;X45/Y5/0_0_CE2->0_0_CE2_SLICE;1;X45/Y5/H00R0000;X45/Y5/0_0_F6->0_0_H00R0000;1;X45/Y5/CE1;X45/Y5/0_0_H00R0000->0_0_CE1;1;X45/Y5/CE1_SLICE;X45/Y5/0_0_CE1->0_0_CE1_SLICE;1;X46/Y5/CE0;X46/Y5/0_0_H00R0000->0_0_CE0;1;X46/Y5/CE0_SLICE;X46/Y5/0_0_CE0->0_0_CE0_SLICE;1;X45/Y6/V02S0601;X45/Y5/0_0_F6->0_1_V02S0601;1;X45/Y6/H00R0000;X45/Y6/0_0_V02S0601->0_0_H00R0000;1;X45/Y6/CE0;X45/Y6/0_0_H00R0000->0_0_CE0;1;X45/Y6/CE0_SLICE;X45/Y6/0_0_CE0->0_0_CE0_SLICE;1;X45/Y5/F6_SLICE;;1;X45/Y5/F6;X45/Y5/0_0_F6_SLICE->0_0_F6;1;X46/Y5/H02E0401;X45/Y5/0_0_F6->1_0_H02E0401;1;X46/Y5/H00R0000;X46/Y5/0_0_H02E0401->0_0_H00R0000;1;X46/Y5/CE1;X46/Y5/0_0_H00R0000->0_0_CE1;1;X46/Y5/CE1_SLICE;X46/Y5/0_0_CE1->0_0_CE1_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_WRE[1]": {
          "hide_name": 0,
          "bits": [ 2194 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/WRE0_SLICE;X41/Y4/0_0_LSR1->0_0_WRE0_SLICE;1;X42/Y3/WRE0_SLICE;X42/Y3/0_0_LSR1->0_0_WRE0_SLICE;1;X42/Y4/H02W0601;X43/Y4/0_0_F6->-1_0_H02W0601;1;X41/Y4/V00B0000;X41/Y4/1_0_H02W0601->0_0_V00B0000;1;X41/Y4/LSR1;X41/Y4/0_0_V00B0000->0_0_LSR1;1;X41/Y4/WRE1_SLICE;X41/Y4/0_0_LSR1->0_0_WRE1_SLICE;1;X43/Y4/F6_SLICE;;1;X43/Y4/F6;X43/Y4/0_0_F6_SLICE->0_0_F6;1;X44/Y4/H01E0101;X43/Y4/0_0_F6->1_0_H01E0101;1;X44/Y3/V02N0501;X44/Y4/0_0_H01E0101->0_-1_V02N0501;1;X43/Y3/H02W0501;X44/Y3/0_0_V02N0501->-1_0_H02W0501;1;X42/Y3/LSR1;X42/Y3/1_0_H02W0501->0_0_LSR1;1;X42/Y3/WRE1_SLICE;X42/Y3/0_0_LSR1->0_0_WRE1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:622.34-622.35",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_LUT4_C_Z[7]": {
          "hide_name": 0,
          "bits": [ 2192 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/F6_SLICE;;1;X41/Y2/F6;X41/Y2/0_0_F6_SLICE->0_0_F6;1;X41/Y2/DI6;X41/Y2/0_0_F6->0_0_DI6;1;X41/Y2/DI6_SLICE;X41/Y2/0_0_DI6->0_0_DI6_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO[0]": {
          "hide_name": 0,
          "bits": [ 2191 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/F3_SLICE;;1;X42/Y3/F3;X42/Y3/0_0_F3_SLICE->0_0_F3;1;X42/Y3/H01W0000;X42/Y3/0_0_F3->0_0_H01W0000;1;X41/Y2/V02N0601;X41/Y3/1_0_H01W0000->0_-1_V02N0601;1;X41/Y2/D6;X41/Y2/0_0_V02N0601->0_0_D6;1;X41/Y2/B6_SLICE;X41/Y2/0_0_D6->0_0_B6_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_LUT4_Z_D[3]": {
          "hide_name": 0,
          "bits": [ 3232 ] ,
          "attributes": {
            "ROUTING": "X46/Y3/F5C_SLICE;;1;X46/Y3/F4;X46/Y3/0_0_F5C_SLICE->0_0_F4;1;X47/Y3/H01E0001;X46/Y3/0_0_F4->1_0_H01E0001;1;X47/Y3/C4;X47/Y3/0_0_H01E0001->0_0_C4;1;X47/Y3/D4_SLICE;X47/Y3/0_0_C4->0_0_D4_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_LUT4_C_Z[4]": {
          "hide_name": 0,
          "bits": [ 2187 ] ,
          "attributes": {
            "ROUTING": "X40/Y3/F0_SLICE;;1;X40/Y3/F0;X40/Y3/0_0_F0_SLICE->0_0_F0;1;X40/Y3/DI0;X40/Y3/0_0_F0->0_0_DI0;1;X40/Y3/DI0_SLICE;X40/Y3/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO_3[0]": {
          "hide_name": 0,
          "bits": [ 2186 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/F0_SLICE;;1;X42/Y3/F0;X42/Y3/0_0_F0_SLICE->0_0_F0;1;X41/Y3/H02W0201;X42/Y3/0_0_F0->-1_0_H02W0201;1;X40/Y3/D0;X40/Y3/1_0_H02W0201->0_0_D0;1;X40/Y3/B0_SLICE;X40/Y3/0_0_D0->0_0_B0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.uart_rx_ready_LUT4_D_Z[2]": {
          "hide_name": 0,
          "bits": [ 4209 ] ,
          "attributes": {
            "ROUTING": "X42/Y5/F0_SLICE;;1;X42/Y5/F0;X42/Y5/0_0_F0_SLICE->0_0_F0;1;X42/Y5/DI0;X42/Y5/0_0_F0->0_0_DI0;1;X42/Y5/DI0_SLICE;X42/Y5/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_LUT4_C_Z[5]": {
          "hide_name": 0,
          "bits": [ 2182 ] ,
          "attributes": {
            "ROUTING": "X40/Y3/F2_SLICE;;1;X40/Y3/F2;X40/Y3/0_0_F2_SLICE->0_0_F2;1;X40/Y3/DI2;X40/Y3/0_0_F2->0_0_DI2;1;X40/Y3/DI2_SLICE;X40/Y3/0_0_DI2->0_0_DI2_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO_2[0]": {
          "hide_name": 0,
          "bits": [ 2181 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/F1_SLICE;;1;X42/Y3/F1;X42/Y3/0_0_F1_SLICE->0_0_F1;1;X41/Y3/H02W0101;X42/Y3/0_0_F1->-1_0_H02W0101;1;X40/Y3/B2;X40/Y3/1_0_H02W0101->0_0_B2;1;X40/Y3/B2_SLICE;X40/Y3/0_0_B2->0_0_B2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state[2]": {
          "hide_name": 0,
          "bits": [ 4208 ] ,
          "attributes": {
            "ROUTING": "X42/Y5/A0;X42/Y5/1_0_H01E0001->0_0_A0;1;X42/Y5/A0_SLICE;X42/Y5/0_0_A0->0_0_A0_SLICE;1;X43/Y5/H02E0001;X42/Y5/0_0_Q0->1_0_H02E0001;1;X43/Y5/D0;X43/Y5/0_0_H02E0001->0_0_D0;1;X43/Y5/D0_SLICE;X43/Y5/0_0_D0->0_0_D0_SLICE;1;X43/Y5/H01E0001;X42/Y5/0_0_Q0->1_0_H01E0001;1;X43/Y5/C5;X43/Y5/0_0_H01E0001->0_0_C5;1;X43/Y5/A5_SLICE;X43/Y5/0_0_C5->0_0_A5_SLICE;1;X42/Y5/Q0_SLICE;;1;X42/Y5/Q0;X42/Y5/0_0_Q0_SLICE->0_0_Q0;1;X41/Y5/H02W0001;X42/Y5/0_0_Q0->-1_0_H02W0001;1;X40/Y5/D1;X40/Y5/1_0_H02W0001->0_0_D1;1;X40/Y5/B1_SLICE;X40/Y5/0_0_D1->0_0_B1_SLICE;1",
            "onehot": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_LUT4_C_Z[6]": {
          "hide_name": 0,
          "bits": [ 2177 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/F7_SLICE;;1;X41/Y2/F7;X41/Y2/0_0_F7_SLICE->0_0_F7;1;X41/Y2/DI7;X41/Y2/0_0_F7->0_0_DI7;1;X41/Y2/DI7_SLICE;X41/Y2/0_0_DI7->0_0_DI7_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO_1[0]": {
          "hide_name": 0,
          "bits": [ 2176 ] ,
          "attributes": {
            "ROUTING": "X42/Y3/F2_SLICE;;1;X42/Y3/F2;X42/Y3/0_0_F2_SLICE->0_0_F2;1;X42/Y3/H01W0100;X42/Y3/0_0_F2->0_0_H01W0100;1;X41/Y2/V02N0101;X41/Y3/1_0_H01W0100->0_-1_V02N0101;1;X41/Y2/A7;X41/Y2/0_0_V02N0101->0_0_A7;1;X41/Y2/B7_SLICE;X41/Y2/0_0_A7->0_0_B7_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.uart_rx_ready_LUT4_D_Z[0]": {
          "hide_name": 0,
          "bits": [ 4206 ] ,
          "attributes": {
            "ROUTING": "X41/Y5/F0_SLICE;;1;X41/Y5/F0;X41/Y5/0_0_F0_SLICE->0_0_F0;1;X41/Y5/DI0;X41/Y5/0_0_F0->0_0_DI0;1;X41/Y5/DI0_SLICE;X41/Y5/0_0_DI0->0_0_DI0_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO[1]": {
          "hide_name": 0,
          "bits": [ 2172 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/F3_SLICE;;1;X41/Y2/F3;X41/Y2/0_0_F3_SLICE->0_0_F3;1;X41/Y2/B6;X41/Y2/0_0_F3->0_0_B6;1;X41/Y2/C6_SLICE;X41/Y2/0_0_B6->0_0_C6_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO_1[1]": {
          "hide_name": 0,
          "bits": [ 2171 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/F2_SLICE;;1;X41/Y2/F2;X41/Y2/0_0_F2_SLICE->0_0_F2;1;X41/Y2/D7;X41/Y2/0_0_F2->0_0_D7;1;X41/Y2/C7_SLICE;X41/Y2/0_0_D7->0_0_C7_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO_2[1]": {
          "hide_name": 0,
          "bits": [ 2170 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/F1_SLICE;;1;X41/Y2/F1;X41/Y2/0_0_F1_SLICE->0_0_F1;1;X41/Y2/H01W0000;X41/Y2/0_0_F1->0_0_H01W0000;1;X40/Y3/V02S0001;X40/Y2/1_0_H01W0000->0_1_V02S0001;1;X40/Y3/D2;X40/Y3/0_0_V02S0001->0_0_D2;1;X40/Y3/C2_SLICE;X40/Y3/0_0_D2->0_0_C2_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_DO_3[1]": {
          "hide_name": 0,
          "bits": [ 2169 ] ,
          "attributes": {
            "ROUTING": "X41/Y2/F0_SLICE;;1;X41/Y2/F0;X41/Y2/0_0_F0_SLICE->0_0_F0;1;X41/Y2/V01S0000;X41/Y2/0_0_F0->0_0_V01S0000;1;X40/Y3/H02W0401;X41/Y3/0_-1_V01S0000->-1_0_H02W0401;1;X40/Y3/C0;X40/Y3/0_0_H02W0401->0_0_C0;1;X40/Y3/C0_SLICE;X40/Y3/0_0_C0->0_0_C0_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_byte[7]": {
          "hide_name": 0,
          "bits": [ 2168 ] ,
          "attributes": {
            "ROUTING": "X43/Y3/D2;X43/Y3/0_0_Q2->0_0_D2;1;X43/Y3/A2_SLICE;X43/Y3/0_0_D2->0_0_A2_SLICE;1;X42/Y3/H02W0201;X43/Y3/0_0_Q2->-1_0_H02W0201;1;X42/Y3/H00L0000;X42/Y3/0_0_H02W0201->0_0_H00L0000;1;X42/Y3/B5;X42/Y3/0_0_H00L0000->0_0_B5;1;X42/Y3/B5_SLICE;X42/Y3/0_0_B5->0_0_B5_SLICE;1;X43/Y3/Q2_SLICE;;1;X43/Y3/Q2;X43/Y3/0_0_Q2_SLICE->0_0_Q2;1;X43/Y2/V01N0101;X43/Y3/0_0_Q2->0_-1_V01N0101;1;X42/Y2/H02W0301;X43/Y2/0_0_V01N0101->-1_0_H02W0301;1;X41/Y2/B5;X41/Y2/1_0_H02W0301->0_0_B5;1;X41/Y2/B5_SLICE;X41/Y2/0_0_B5->0_0_B5_SLICE;1",
            "src": "rx_uart.v:12.22-12.29",
            "hdlname": "myuart rx_gen.rxuart rx_byte"
          }
        },
        "myuart.rx_gen.rx_byte[6]": {
          "hide_name": 0,
          "bits": [ 2165 ] ,
          "attributes": {
            "ROUTING": "X43/Y2/D2;X43/Y2/0_0_Q2->0_0_D2;1;X43/Y2/A2_SLICE;X43/Y2/0_0_D2->0_0_A2_SLICE;1;X42/Y2/H02W0201;X43/Y2/0_0_Q2->-1_0_H02W0201;1;X41/Y2/D5;X41/Y2/1_0_H02W0201->0_0_D5;1;X41/Y2/D5_SLICE;X41/Y2/0_0_D5->0_0_D5_SLICE;1;X43/Y2/Q2_SLICE;;1;X43/Y2/Q2;X43/Y2/0_0_Q2_SLICE->0_0_Q2;1;X43/Y2/H01W0000;X43/Y2/0_0_Q2->0_0_H01W0000;1;X42/Y3/V02S0601;X42/Y2/1_0_H01W0000->0_1_V02S0601;1;X42/Y3/D5;X42/Y3/0_0_V02S0601->0_0_D5;1;X42/Y3/D5_SLICE;X42/Y3/0_0_D5->0_0_D5_SLICE;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "rx_uart.v:12.22-12.29",
            "hdlname": "myuart rx_gen.rxuart rx_byte"
          }
        },
        "myuart.rx_gen.rx_byte[5]": {
          "hide_name": 0,
          "bits": [ 2163 ] ,
          "attributes": {
            "ROUTING": "X44/Y2/A0;X44/Y2/0_0_V01N0101->0_0_A0;1;X44/Y2/C0_SLICE;X44/Y2/0_0_A0->0_0_C0_SLICE;1;X43/Y3/H02W0301;X44/Y3/0_0_Q3->-1_0_H02W0301;1;X42/Y3/V00T0100;X42/Y3/1_0_H02W0301->0_0_V00T0100;1;X42/Y3/A5;X42/Y3/0_0_V00T0100->0_0_A5;1;X42/Y3/A5_SLICE;X42/Y3/0_0_A5->0_0_A5_SLICE;1;X44/Y2/V01N0101;X44/Y3/0_0_Q3->0_-1_V01N0101;1;X44/Y2/A1;X44/Y2/0_0_V01N0101->0_0_A1;1;X44/Y2/A1_SLICE;X44/Y2/0_0_A1->0_0_A1_SLICE;1;X44/Y3/Q3_SLICE;;1;X44/Y3/Q3;X44/Y3/0_0_Q3_SLICE->0_0_Q3;1;X41/Y3/H06W0003;X44/Y3/0_0_Q3->-3_0_H06W0003;1;X41/Y2/V02N0301;X41/Y3/0_0_H06W0003->0_-1_V02N0301;1;X41/Y2/A5;X41/Y2/0_0_V02N0301->0_0_A5;1;X41/Y2/A5_SLICE;X41/Y2/0_0_A5->0_0_A5_SLICE;1",
            "src": "rx_uart.v:12.22-12.29",
            "hdlname": "myuart rx_gen.rxuart rx_byte"
          }
        },
        "myuart.rx_gen.rx_byte[4]": {
          "hide_name": 0,
          "bits": [ 2160 ] ,
          "attributes": {
            "ROUTING": "X44/Y3/D2;X44/Y3/0_0_Q2->0_0_D2;1;X44/Y3/A2_SLICE;X44/Y3/0_0_D2->0_0_A2_SLICE;1;X43/Y3/H02W0201;X44/Y3/0_0_Q2->-1_0_H02W0201;1;X42/Y3/V00T0000;X42/Y3/1_0_H02W0201->0_0_V00T0000;1;X42/Y3/C5;X42/Y3/0_0_V00T0000->0_0_C5;1;X42/Y3/C5_SLICE;X42/Y3/0_0_C5->0_0_C5_SLICE;1;X44/Y3/Q2_SLICE;;1;X44/Y3/Q2;X44/Y3/0_0_Q2_SLICE->0_0_Q2;1;X41/Y3/H06W0103;X44/Y3/0_0_Q2->-3_0_H06W0103;1;X41/Y2/V02N0201;X41/Y3/0_0_H06W0103->0_-1_V02N0201;1;X41/Y2/C5;X41/Y2/0_0_V02N0201->0_0_C5;1;X41/Y2/C5_SLICE;X41/Y2/0_0_C5->0_0_C5_SLICE;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "rx_uart.v:12.22-12.29",
            "hdlname": "myuart rx_gen.rxuart rx_byte"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_LUT4_C_Z[3]": {
          "hide_name": 0,
          "bits": [ 2157 ] ,
          "attributes": {
            "ROUTING": "X40/Y4/F3_SLICE;;1;X40/Y4/F3;X40/Y4/0_0_F3_SLICE->0_0_F3;1;X40/Y4/DI3;X40/Y4/0_0_F3->0_0_DI3;1;X40/Y4/DI3_SLICE;X40/Y4/0_0_DI3->0_0_DI3_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO[0]": {
          "hide_name": 0,
          "bits": [ 2156 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/F3_SLICE;;1;X41/Y4/F3;X41/Y4/0_0_F3_SLICE->0_0_F3;1;X40/Y4/H02W0301;X41/Y4/0_0_F3->-1_0_H02W0301;1;X40/Y4/B3;X40/Y4/0_0_H02W0301->0_0_B3;1;X40/Y4/B3_SLICE;X40/Y4/0_0_B3->0_0_B3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[1]": {
          "hide_name": 0,
          "bits": [ 3814 ] ,
          "attributes": {
            "ROUTING": "X33/Y4/H01W0100;X33/Y4/0_0_Q3->0_0_H01W0100;1;X33/Y4/H02E0501;X32/Y4/1_0_H01W0100->1_0_H02E0501;1;X33/Y4/A6;X33/Y4/0_0_H02E0501->0_0_A6;1;X33/Y4/C6_SLICE;X33/Y4/0_0_A6->0_0_C6_SLICE;1;X33/Y4/Q3_SLICE;;1;X33/Y4/Q3;X33/Y4/0_0_Q3_SLICE->0_0_Q3;1;X33/Y5/V02S0301;X33/Y4/0_0_Q3->0_1_V02S0301;1;X33/Y5/B3;X33/Y5/0_0_V02S0301->0_0_B3;1;X33/Y5/A3_SLICE;X33/Y5/0_0_B3->0_0_A3_SLICE;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_LUT4_C_Z[0]": {
          "hide_name": 0,
          "bits": [ 2152 ] ,
          "attributes": {
            "ROUTING": "X40/Y3/F6_SLICE;;1;X40/Y3/F6;X40/Y3/0_0_F6_SLICE->0_0_F6;1;X40/Y3/DI6;X40/Y3/0_0_F6->0_0_DI6;1;X40/Y3/DI6_SLICE;X40/Y3/0_0_DI6->0_0_DI6_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_3[0]": {
          "hide_name": 0,
          "bits": [ 2151 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/F0_SLICE;;1;X41/Y4/F0;X41/Y4/0_0_F0_SLICE->0_0_F0;1;X41/Y4/H01W0000;X41/Y4/0_0_F0->0_0_H01W0000;1;X40/Y3/V02N0001;X40/Y4/1_0_H01W0000->0_-1_V02N0001;1;X40/Y3/C6;X40/Y3/0_0_V02N0001->0_0_C6;1;X40/Y3/B6_SLICE;X40/Y3/0_0_C6->0_0_B6_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3220 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.18-133.20"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_LUT4_C_Z[1]": {
          "hide_name": 0,
          "bits": [ 2147 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/F6_SLICE;;1;X41/Y4/F6;X41/Y4/0_0_F6_SLICE->0_0_F6;1;X41/Y4/DI6;X41/Y4/0_0_F6->0_0_DI6;1;X41/Y4/DI6_SLICE;X41/Y4/0_0_DI6->0_0_DI6_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_2[0]": {
          "hide_name": 0,
          "bits": [ 2146 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/F1_SLICE;;1;X41/Y4/F1;X41/Y4/0_0_F1_SLICE->0_0_F1;1;X41/Y4/V00T0100;X41/Y4/0_0_F1->0_0_V00T0100;1;X41/Y4/A6;X41/Y4/0_0_V00T0100->0_0_A6;1;X41/Y4/B6_SLICE;X41/Y4/0_0_A6->0_0_B6_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rxuart.bit_index_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_Z_SD_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3219 ] ,
          "attributes": {
            "ROUTING": "X47/Y4/F5_SLICE;;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:133.22-133.24"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_LUT4_C_Z[2]": {
          "hide_name": 0,
          "bits": [ 2142 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/F7_SLICE;;1;X41/Y4/F7;X41/Y4/0_0_F7_SLICE->0_0_F7;1;X41/Y4/DI7;X41/Y4/0_0_F7->0_0_DI7;1;X41/Y4/DI7_SLICE;X41/Y4/0_0_DI7->0_0_DI7_SLICE;1"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr[4]": {
          "hide_name": 0,
          "bits": [ 2141 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/V00B0000;X42/Y2/0_0_Q6->0_0_V00B0000;1;X42/Y2/B6;X42/Y2/0_0_V00B0000->0_0_B6;1;X42/Y2/B6_SLICE;X42/Y2/0_0_B6->0_0_B6_SLICE;1;X41/Y2/C6;X41/Y2/0_0_H02W0601->0_0_C6;1;X41/Y2/D6_SLICE;X41/Y2/0_0_C6->0_0_D6_SLICE;1;X41/Y2/C7;X41/Y2/0_0_H02W0601->0_0_C7;1;X41/Y2/D7_SLICE;X41/Y2/0_0_C7->0_0_D7_SLICE;1;X40/Y3/B6;X40/Y3/1_0_H02W0301->0_0_B6;1;X40/Y3/D6_SLICE;X40/Y3/0_0_B6->0_0_D6_SLICE;1;X42/Y2/V01S0100;X42/Y2/0_0_Q6->0_0_V01S0100;1;X41/Y3/H02W0301;X42/Y3/0_-1_V01S0100->-1_0_H02W0301;1;X40/Y3/B0;X40/Y3/1_0_H02W0301->0_0_B0;1;X40/Y3/D0_SLICE;X40/Y3/0_0_B0->0_0_D0_SLICE;1;X41/Y4/C6;X41/Y4/0_0_H02E0601->0_0_C6;1;X41/Y4/D6_SLICE;X41/Y4/0_0_C6->0_0_D6_SLICE;1;X41/Y4/H02E0601;X40/Y4/0_-1_V02S0601->1_0_H02E0601;1;X41/Y4/C7;X41/Y4/0_0_H02E0601->0_0_C7;1;X41/Y4/D7_SLICE;X41/Y4/0_0_C7->0_0_D7_SLICE;1;X40/Y3/C2;X40/Y3/0_0_V02S0601->0_0_C2;1;X40/Y3/D2_SLICE;X40/Y3/0_0_C2->0_0_D2_SLICE;1;X42/Y2/Q6_SLICE;;1;X42/Y2/Q6;X42/Y2/0_0_Q6_SLICE->0_0_Q6;1;X41/Y2/H02W0601;X42/Y2/0_0_Q6->-1_0_H02W0601;1;X40/Y3/V02S0601;X40/Y2/1_0_H02W0601->0_1_V02S0601;1;X40/Y4/C3;X40/Y4/0_-1_V02S0601->0_0_C3;1;X40/Y4/D3_SLICE;X40/Y4/0_0_C3->0_0_D3_SLICE;1",
            "hdlname": "myuart rx_gen.rx_fifo_rptr",
            "src": "uart.v:91.42-91.54",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_1[0]": {
          "hide_name": 0,
          "bits": [ 2132 ] ,
          "attributes": {
            "ROUTING": "X41/Y4/F2_SLICE;;1;X41/Y4/F2;X41/Y4/0_0_F2_SLICE->0_0_F2;1;X41/Y4/D7;X41/Y4/0_0_F2->0_0_D7;1;X41/Y4/B7_SLICE;X41/Y4/0_0_D7->0_0_B7_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.tx_gen.txuart.bit_timer[0]": {
          "hide_name": 0,
          "bits": [ 3813 ] ,
          "attributes": {
            "ROUTING": "X33/Y3/D2;X33/Y3/0_0_Q2->0_0_D2;1;X33/Y3/B2_SLICE;X33/Y3/0_0_D2->0_0_B2_SLICE;1;X33/Y4/C6;X33/Y4/0_0_V02S0201->0_0_C6;1;X33/Y4/D6_SLICE;X33/Y4/0_0_C6->0_0_D6_SLICE;1;X33/Y3/Q2_SLICE;;1;X33/Y3/Q2;X33/Y3/0_0_Q2_SLICE->0_0_Q2;1;X33/Y4/V02S0201;X33/Y3/0_0_Q2->0_1_V02S0201;1;X33/Y5/V00B0000;X33/Y5/0_-1_V02S0201->0_0_V00B0000;1;X33/Y5/A2;X33/Y5/0_0_V00B0000->0_0_A2;1;X33/Y5/A2_SLICE;X33/Y5/0_0_A2->0_0_A2_SLICE;1",
            "src": "tx_uart.v:22.16-22.25",
            "hdlname": "myuart tx_gen.txuart bit_timer"
          }
        },
        "myuart.rx_gen.rx_fifo.0.1_WRE[0]": {
          "hide_name": 0,
          "bits": [ 2127 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/WRE0_SLICE;X41/Y3/0_0_LSR1->0_0_WRE0_SLICE;1;X41/Y3/V00B0100;X41/Y3/0_0_F7->0_0_V00B0100;1;X41/Y3/LSR1;X41/Y3/0_0_V00B0100->0_0_LSR1;1;X41/Y3/WRE1_SLICE;X41/Y3/0_0_LSR1->0_0_WRE1_SLICE;1;X41/Y2/WRE0_SLICE;X41/Y2/0_0_LSR1->0_0_WRE0_SLICE;1;X41/Y3/F7_SLICE;;1;X41/Y3/F7;X41/Y3/0_0_F7_SLICE->0_0_F7;1;X41/Y2/V02N0701;X41/Y3/0_0_F7->0_-1_V02N0701;1;X41/Y2/V00T0100;X41/Y2/0_0_V02N0701->0_0_V00T0100;1;X41/Y2/LSR1;X41/Y2/0_0_V00T0100->0_0_LSR1;1;X41/Y2/WRE1_SLICE;X41/Y2/0_0_LSR1->0_0_WRE1_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/techmap.v:622.34-622.35",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk$TRELLIS_IO_IN": {
          "hide_name": 0,
          "bits": [ 4358 ] ,
          "attributes": {
            "ROUTING": "X0/Y68/JPADDIC_PIO;;1;X0/Y68/JDIC;X0/Y68/0_0_JPADDIC_PIO->0_0_JDIC;1;X1/Y70/JF5;X0/Y68/0_0_JDIC->1_2_JF5;1;X1/Y67/V06N0303;X1/Y70/0_0_JF5->0_-3_V06N0303;1;X1/Y61/V06N0003;X1/Y64/0_3_V06N0303->0_-3_V06N0003;1;X1/Y55/V06N0003;X1/Y58/0_3_V06N0003->0_-3_V06N0003;1;X1/Y49/V06N0103;X1/Y52/0_3_V06N0003->0_-3_V06N0103;1;X1/Y43/V06N0203;X1/Y46/0_3_V06N0103->0_-3_V06N0203;1;X1/Y39/V02N0401;X1/Y40/0_3_V06N0203->0_-1_V02N0401;1;X1/Y38/JD7;X1/Y38/0_1_V02N0401->0_0_JD7;1;X0/Y0/G_JLLQPCLKCIB0;X3/Y34/-2_4_JD7->-3_-34_G_JLLQPCLKCIB0;1;X0/Y0/G_LDCC0CLKI;X3/Y34/-3_-34_G_JLLQPCLKCIB0->-3_-34_G_LDCC0CLKI;1;X0/Y0/G_CLKI_LDCC0;X3/Y34/-3_-34_G_LDCC0CLKI->-3_-34_G_CLKI_LDCC0;1",
            "hdlname": "myuart tx_gen.txuart clk",
            "src": "tx_uart.v:6.11-6.14"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr[3]": {
          "hide_name": 0,
          "bits": [ 2123 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/A5;X42/Y4/0_0_Q5->0_0_A5;1;X42/Y4/B5_SLICE;X42/Y4/0_0_A5->0_0_B5_SLICE;1;X42/Y4/V01S0100;X42/Y4/0_0_Q5->0_0_V01S0100;1;X42/Y4/V02N0101;X42/Y5/0_-1_V01S0100->0_-1_V02N0101;1;X42/Y3/A4;X42/Y3/0_1_V02N0101->0_0_A4;1;X42/Y3/A4_SLICE;X42/Y3/0_0_A4->0_0_A4_SLICE;1;X42/Y4/H01W0000;X42/Y4/0_0_Q5->0_0_H01W0000;1;X41/Y4/A4;X41/Y4/1_0_H01W0000->0_0_A4;1;X41/Y4/A4_SLICE;X41/Y4/0_0_A4->0_0_A4_SLICE;1;X42/Y3/V01N0101;X42/Y4/0_0_Q5->0_-1_V01N0101;1;X41/Y3/H02W0701;X42/Y3/0_0_V01N0101->-1_0_H02W0701;1;X41/Y3/A4;X41/Y3/0_0_H02W0701->0_0_A4;1;X41/Y3/A4_SLICE;X41/Y3/0_0_A4->0_0_A4_SLICE;1;X42/Y4/Q5_SLICE;;1;X42/Y4/Q5;X42/Y4/0_0_Q5_SLICE->0_0_Q5;1;X42/Y3/V02N0701;X42/Y4/0_0_Q5->0_-1_V02N0701;1;X41/Y2/H02W0701;X42/Y2/0_1_V02N0701->-1_0_H02W0701;1;X41/Y2/A4;X41/Y2/0_0_H02W0701->0_0_A4;1;X41/Y2/A4_SLICE;X41/Y2/0_0_A4->0_0_A4_SLICE;1",
            "src": "uart.v:90.42-90.54",
            "hdlname": "myuart rx_gen.rx_fifo_wptr"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr[2]": {
          "hide_name": 0,
          "bits": [ 2121 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/B4;X42/Y4/0_0_V01S0000->0_0_B4;1;X42/Y4/B4_SLICE;X42/Y4/0_0_B4->0_0_B4_SLICE;1;X43/Y4/H01E0101;X42/Y4/0_0_Q4->1_0_H01E0101;1;X42/Y4/H02W0501;X43/Y4/0_0_H01E0101->-1_0_H02W0501;1;X41/Y4/V00B0100;X41/Y4/1_0_H02W0501->0_0_V00B0100;1;X41/Y4/C4;X41/Y4/0_0_V00B0100->0_0_C4;1;X41/Y4/C4_SLICE;X41/Y4/0_0_C4->0_0_C4_SLICE;1;X42/Y4/V01S0000;X42/Y4/0_0_Q4->0_0_V01S0000;1;X42/Y4/V02N0201;X42/Y5/0_-1_V01S0000->0_-1_V02N0201;1;X42/Y3/C4;X42/Y3/0_1_V02N0201->0_0_C4;1;X42/Y3/C4_SLICE;X42/Y3/0_0_C4->0_0_C4_SLICE;1;X42/Y3/V01N0001;X42/Y4/0_0_Q4->0_-1_V01N0001;1;X41/Y3/H02W0401;X42/Y3/0_0_V01N0001->-1_0_H02W0401;1;X41/Y3/C4;X41/Y3/0_0_H02W0401->0_0_C4;1;X41/Y3/C4_SLICE;X41/Y3/0_0_C4->0_0_C4_SLICE;1;X42/Y4/Q4_SLICE;;1;X42/Y4/Q4;X42/Y4/0_0_Q4_SLICE->0_0_Q4;1;X42/Y3/V02N0401;X42/Y4/0_0_Q4->0_-1_V02N0401;1;X41/Y2/H02W0401;X42/Y2/0_1_V02N0401->-1_0_H02W0401;1;X41/Y2/C4;X41/Y2/0_0_H02W0401->0_0_C4;1;X41/Y2/C4_SLICE;X41/Y2/0_0_C4->0_0_C4_SLICE;1",
            "src": "uart.v:90.42-90.54",
            "hdlname": "myuart rx_gen.rx_fifo_wptr"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr[1]": {
          "hide_name": 0,
          "bits": [ 2119 ] ,
          "attributes": {
            "ROUTING": "X42/Y4/B3;X42/Y4/0_0_Q3->0_0_B3;1;X42/Y4/B3_SLICE;X42/Y4/0_0_B3->0_0_B3_SLICE;1;X42/Y3/V00B0100;X42/Y3/0_0_V02N0101->0_0_V00B0100;1;X42/Y3/B4;X42/Y3/0_0_V00B0100->0_0_B4;1;X42/Y3/B4_SLICE;X42/Y3/0_0_B4->0_0_B4_SLICE;1;X41/Y4/B4;X41/Y4/0_0_H02W0101->0_0_B4;1;X41/Y4/B4_SLICE;X41/Y4/0_0_B4->0_0_B4_SLICE;1;X41/Y4/H02W0101;X42/Y4/0_0_Q3->-1_0_H02W0101;1;X40/Y3/V02N0101;X40/Y4/1_0_H02W0101->0_-1_V02N0101;1;X41/Y3/H02E0101;X40/Y3/0_0_V02N0101->1_0_H02E0101;1;X41/Y3/B4;X41/Y3/0_0_H02E0101->0_0_B4;1;X41/Y3/B4_SLICE;X41/Y3/0_0_B4->0_0_B4_SLICE;1;X42/Y4/Q3_SLICE;;1;X42/Y4/Q3;X42/Y4/0_0_Q3_SLICE->0_0_Q3;1;X42/Y3/V02N0101;X42/Y4/0_0_Q3->0_-1_V02N0101;1;X41/Y2/H02W0101;X42/Y2/0_1_V02N0101->-1_0_H02W0101;1;X41/Y2/B4;X41/Y2/0_0_H02W0101->0_0_B4;1;X41/Y2/B4_SLICE;X41/Y2/0_0_B4->0_0_B4_SLICE;1",
            "src": "uart.v:90.42-90.54",
            "hdlname": "myuart rx_gen.rx_fifo_wptr"
          }
        },
        "myuart.rx_gen.rx_fifo_wptr[0]": {
          "hide_name": 0,
          "bits": [ 2117 ] ,
          "attributes": {
            "ROUTING": "X42/Y6/D0;X42/Y6/0_0_Q0->0_0_D0;1;X42/Y6/D0_SLICE;X42/Y6/0_0_D0->0_0_D0_SLICE;1;X42/Y5/V02N0001;X42/Y6/0_0_Q0->0_-1_V02N0001;1;X42/Y4/V00B0000;X42/Y4/0_1_V02N0001->0_0_V00B0000;1;X42/Y4/A2;X42/Y4/0_0_V00B0000->0_0_A2;1;X42/Y4/B2_SLICE;X42/Y4/0_0_A2->0_0_B2_SLICE;1;X42/Y6/V01S0000;X42/Y6/0_0_Q0->0_0_V01S0000;1;X42/Y6/V02N0401;X42/Y7/0_-1_V01S0000->0_-1_V02N0401;1;X42/Y4/V02N0401;X42/Y5/0_1_V02N0401->0_-1_V02N0401;1;X42/Y3/D4;X42/Y3/0_1_V02N0401->0_0_D4;1;X42/Y3/D4_SLICE;X42/Y3/0_0_D4->0_0_D4_SLICE;1;X42/Y6/H01W0000;X42/Y6/0_0_Q0->0_0_H01W0000;1;X41/Y5/V02N0401;X41/Y6/1_0_H01W0000->0_-1_V02N0401;1;X41/Y4/D4;X41/Y4/0_1_V02N0401->0_0_D4;1;X41/Y4/D4_SLICE;X41/Y4/0_0_D4->0_0_D4_SLICE;1;X41/Y3/V02N0501;X41/Y4/0_1_V02N0501->0_-1_V02N0501;1;X41/Y3/H00R0100;X41/Y3/0_0_V02N0501->0_0_H00R0100;1;X41/Y3/D4;X41/Y3/0_0_H00R0100->0_0_D4;1;X41/Y3/D4_SLICE;X41/Y3/0_0_D4->0_0_D4_SLICE;1;X42/Y6/Q0_SLICE;;1;X42/Y6/Q0;X42/Y6/0_0_Q0_SLICE->0_0_Q0;1;X42/Y6/H01W0100;X42/Y6/0_0_Q0->0_0_H01W0100;1;X41/Y5/V02N0501;X41/Y6/1_0_H01W0100->0_-1_V02N0501;1;X41/Y3/V02N0001;X41/Y4/0_1_V02N0501->0_-1_V02N0001;1;X41/Y2/V00B0000;X41/Y2/0_1_V02N0001->0_0_V00B0000;1;X41/Y2/D4;X41/Y2/0_0_V00B0000->0_0_D4;1;X41/Y2/D4_SLICE;X41/Y2/0_0_D4->0_0_D4_SLICE;1",
            "src": "uart.v:90.42-90.54",
            "hdlname": "myuart rx_gen.rx_fifo_wptr"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr[3]": {
          "hide_name": 0,
          "bits": [ 2115 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/A5;X42/Y2/0_0_Q5->0_0_A5;1;X42/Y2/B5_SLICE;X42/Y2/0_0_A5->0_0_B5_SLICE;1;X41/Y2/A3;X41/Y2/0_0_H02W0501->0_0_A3;1;X41/Y2/A3_SLICE;X41/Y2/0_0_A3->0_0_A3_SLICE;1;X41/Y2/A2;X41/Y2/0_0_H02W0501->0_0_A2;1;X41/Y2/A2_SLICE;X41/Y2/0_0_A2->0_0_A2_SLICE;1;X42/Y3/A2;X42/Y3/0_0_V02S0501->0_0_A2;1;X42/Y3/A2_SLICE;X42/Y3/0_0_A2->0_0_A2_SLICE;1;X41/Y2/A0;X41/Y2/0_0_H02W0501->0_0_A0;1;X41/Y2/A0_SLICE;X41/Y2/0_0_A0->0_0_A0_SLICE;1;X41/Y2/H02W0501;X42/Y2/0_0_Q5->-1_0_H02W0501;1;X41/Y2/A1;X41/Y2/0_0_H02W0501->0_0_A1;1;X41/Y2/A1_SLICE;X41/Y2/0_0_A1->0_0_A1_SLICE;1;X42/Y3/A1;X42/Y3/0_0_V02S0501->0_0_A1;1;X42/Y3/A1_SLICE;X42/Y3/0_0_A1->0_0_A1_SLICE;1;X42/Y3/A3;X42/Y3/0_0_V02S0501->0_0_A3;1;X42/Y3/A3_SLICE;X42/Y3/0_0_A3->0_0_A3_SLICE;1;X42/Y3/A0;X42/Y3/0_0_V02S0501->0_0_A0;1;X42/Y3/A0_SLICE;X42/Y3/0_0_A0->0_0_A0_SLICE;1;X41/Y4/A2;X41/Y4/0_-1_V02S0501->0_0_A2;1;X41/Y4/A2_SLICE;X41/Y4/0_0_A2->0_0_A2_SLICE;1;X41/Y3/A1;X41/Y3/0_0_V02S0501->0_0_A1;1;X41/Y3/A1_SLICE;X41/Y3/0_0_A1->0_0_A1_SLICE;1;X41/Y3/A2;X41/Y3/0_0_V02S0501->0_0_A2;1;X41/Y3/A2_SLICE;X41/Y3/0_0_A2->0_0_A2_SLICE;1;X41/Y3/A0;X41/Y3/0_0_V02S0501->0_0_A0;1;X41/Y3/A0_SLICE;X41/Y3/0_0_A0->0_0_A0_SLICE;1;X42/Y2/H01W0100;X42/Y2/0_0_Q5->0_0_H01W0100;1;X41/Y3/V02S0501;X41/Y2/1_0_H01W0100->0_1_V02S0501;1;X41/Y3/A3;X41/Y3/0_0_V02S0501->0_0_A3;1;X41/Y3/A3_SLICE;X41/Y3/0_0_A3->0_0_A3_SLICE;1;X41/Y4/A1;X41/Y4/0_0_H02W0501->0_0_A1;1;X41/Y4/A1_SLICE;X41/Y4/0_0_A1->0_0_A1_SLICE;1;X41/Y4/A3;X41/Y4/0_0_H02W0501->0_0_A3;1;X41/Y4/A3_SLICE;X41/Y4/0_0_A3->0_0_A3_SLICE;1;X42/Y2/Q5_SLICE;;1;X42/Y2/Q5;X42/Y2/0_0_Q5_SLICE->0_0_Q5;1;X42/Y3/V02S0501;X42/Y2/0_0_Q5->0_1_V02S0501;1;X41/Y4/H02W0501;X42/Y4/0_-1_V02S0501->-1_0_H02W0501;1;X41/Y4/A0;X41/Y4/0_0_H02W0501->0_0_A0;1;X41/Y4/A0_SLICE;X41/Y4/0_0_A0->0_0_A0_SLICE;1",
            "src": "uart.v:91.42-91.54",
            "hdlname": "myuart rx_gen.rx_fifo_rptr"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr[2]": {
          "hide_name": 0,
          "bits": [ 2113 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/B4;X42/Y2/0_0_V01S0000->0_0_B4;1;X42/Y2/B4_SLICE;X42/Y2/0_0_B4->0_0_B4_SLICE;1;X41/Y2/C2;X41/Y2/1_0_H01W0000->0_0_C2;1;X41/Y2/C2_SLICE;X41/Y2/0_0_C2->0_0_C2_SLICE;1;X41/Y2/C3;X41/Y2/1_0_H01W0000->0_0_C3;1;X41/Y2/C3_SLICE;X41/Y2/0_0_C3->0_0_C3_SLICE;1;X42/Y3/C3;X42/Y3/0_0_V02S0401->0_0_C3;1;X42/Y3/C3_SLICE;X42/Y3/0_0_C3->0_0_C3_SLICE;1;X42/Y3/C0;X42/Y3/0_0_V02S0401->0_0_C0;1;X42/Y3/C0_SLICE;X42/Y3/0_0_C0->0_0_C0_SLICE;1;X41/Y2/C0;X41/Y2/1_0_H01W0000->0_0_C0;1;X41/Y2/C0_SLICE;X41/Y2/0_0_C0->0_0_C0_SLICE;1;X42/Y2/H01W0000;X42/Y2/0_0_Q4->0_0_H01W0000;1;X41/Y2/C1;X41/Y2/1_0_H01W0000->0_0_C1;1;X41/Y2/C1_SLICE;X41/Y2/0_0_C1->0_0_C1_SLICE;1;X42/Y3/C2;X42/Y3/0_0_V02S0401->0_0_C2;1;X42/Y3/C2_SLICE;X42/Y3/0_0_C2->0_0_C2_SLICE;1;X42/Y3/C1;X42/Y3/0_0_V02S0401->0_0_C1;1;X42/Y3/C1_SLICE;X42/Y3/0_0_C1->0_0_C1_SLICE;1;X41/Y4/C2;X41/Y4/0_0_H02W0401->0_0_C2;1;X41/Y4/C2_SLICE;X41/Y4/0_0_C2->0_0_C2_SLICE;1;X41/Y3/C0;X41/Y3/0_0_H02W0601->0_0_C0;1;X41/Y3/C0_SLICE;X41/Y3/0_0_C0->0_0_C0_SLICE;1;X41/Y3/C1;X41/Y3/0_0_H02W0601->0_0_C1;1;X41/Y3/C1_SLICE;X41/Y3/0_0_C1->0_0_C1_SLICE;1;X41/Y3/C2;X41/Y3/0_0_H02W0601->0_0_C2;1;X41/Y3/C2_SLICE;X41/Y3/0_0_C2->0_0_C2_SLICE;1;X42/Y2/V01S0000;X42/Y2/0_0_Q4->0_0_V01S0000;1;X41/Y3/H02W0601;X42/Y3/0_-1_V01S0000->-1_0_H02W0601;1;X41/Y3/C3;X41/Y3/0_0_H02W0601->0_0_C3;1;X41/Y3/C3_SLICE;X41/Y3/0_0_C3->0_0_C3_SLICE;1;X41/Y4/C1;X41/Y4/0_0_H02W0401->0_0_C1;1;X41/Y4/C1_SLICE;X41/Y4/0_0_C1->0_0_C1_SLICE;1;X41/Y4/C3;X41/Y4/0_0_H02W0401->0_0_C3;1;X41/Y4/C3_SLICE;X41/Y4/0_0_C3->0_0_C3_SLICE;1;X42/Y2/Q4_SLICE;;1;X42/Y2/Q4;X42/Y2/0_0_Q4_SLICE->0_0_Q4;1;X42/Y3/V02S0401;X42/Y2/0_0_Q4->0_1_V02S0401;1;X41/Y4/H02W0401;X42/Y4/0_-1_V02S0401->-1_0_H02W0401;1;X41/Y4/C0;X41/Y4/0_0_H02W0401->0_0_C0;1;X41/Y4/C0_SLICE;X41/Y4/0_0_C0->0_0_C0_SLICE;1",
            "src": "uart.v:91.42-91.54",
            "hdlname": "myuart rx_gen.rx_fifo_rptr"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr[1]": {
          "hide_name": 0,
          "bits": [ 2111 ] ,
          "attributes": {
            "ROUTING": "X42/Y2/B3;X42/Y2/0_0_Q3->0_0_B3;1;X42/Y2/B3_SLICE;X42/Y2/0_0_B3->0_0_B3_SLICE;1;X41/Y2/B3;X41/Y2/0_0_H02W0301->0_0_B3;1;X41/Y2/B3_SLICE;X41/Y2/0_0_B3->0_0_B3_SLICE;1;X41/Y2/B2;X41/Y2/0_0_H02W0301->0_0_B2;1;X41/Y2/B2_SLICE;X41/Y2/0_0_B2->0_0_B2_SLICE;1;X41/Y2/B0;X41/Y2/0_0_H02W0301->0_0_B0;1;X41/Y2/B0_SLICE;X41/Y2/0_0_B0->0_0_B0_SLICE;1;X42/Y3/B3;X42/Y3/0_0_V02S0301->0_0_B3;1;X42/Y3/B3_SLICE;X42/Y3/0_0_B3->0_0_B3_SLICE;1;X42/Y3/B1;X42/Y3/0_0_V02S0301->0_0_B1;1;X42/Y3/B1_SLICE;X42/Y3/0_0_B1->0_0_B1_SLICE;1;X42/Y3/B2;X42/Y3/0_0_V02S0301->0_0_B2;1;X42/Y3/B2_SLICE;X42/Y3/0_0_B2->0_0_B2_SLICE;1;X41/Y2/B1;X41/Y2/0_0_H02W0301->0_0_B1;1;X41/Y2/B1_SLICE;X41/Y2/0_0_B1->0_0_B1_SLICE;1;X42/Y3/B0;X42/Y3/0_0_V02S0301->0_0_B0;1;X42/Y3/B0_SLICE;X42/Y3/0_0_B0->0_0_B0_SLICE;1;X41/Y4/B2;X41/Y4/0_0_H02W0301->0_0_B2;1;X41/Y4/B2_SLICE;X41/Y4/0_0_B2->0_0_B2_SLICE;1;X41/Y3/B0;X41/Y3/0_0_V02S0301->0_0_B0;1;X41/Y3/B0_SLICE;X41/Y3/0_0_B0->0_0_B0_SLICE;1;X41/Y3/B2;X41/Y3/0_0_V02S0301->0_0_B2;1;X41/Y3/B2_SLICE;X41/Y3/0_0_B2->0_0_B2_SLICE;1;X41/Y3/B1;X41/Y3/0_0_V02S0301->0_0_B1;1;X41/Y3/B1_SLICE;X41/Y3/0_0_B1->0_0_B1_SLICE;1;X41/Y2/H02W0301;X42/Y2/0_0_Q3->-1_0_H02W0301;1;X41/Y3/V02S0301;X41/Y2/0_0_H02W0301->0_1_V02S0301;1;X41/Y3/B3;X41/Y3/0_0_V02S0301->0_0_B3;1;X41/Y3/B3_SLICE;X41/Y3/0_0_B3->0_0_B3_SLICE;1;X41/Y4/B1;X41/Y4/0_0_H02W0301->0_0_B1;1;X41/Y4/B1_SLICE;X41/Y4/0_0_B1->0_0_B1_SLICE;1;X41/Y4/B3;X41/Y4/0_0_H02W0301->0_0_B3;1;X41/Y4/B3_SLICE;X41/Y4/0_0_B3->0_0_B3_SLICE;1;X42/Y2/Q3_SLICE;;1;X42/Y2/Q3;X42/Y2/0_0_Q3_SLICE->0_0_Q3;1;X42/Y3/V02S0301;X42/Y2/0_0_Q3->0_1_V02S0301;1;X41/Y4/H02W0301;X42/Y4/0_-1_V02S0301->-1_0_H02W0301;1;X41/Y4/B0;X41/Y4/0_0_H02W0301->0_0_B0;1;X41/Y4/B0_SLICE;X41/Y4/0_0_B0->0_0_B0_SLICE;1",
            "src": "uart.v:91.42-91.54",
            "hdlname": "myuart rx_gen.rx_fifo_rptr"
          }
        },
        "myuart.rx_gen.rx_fifo_rptr[0]": {
          "hide_name": 0,
          "bits": [ 2109 ] ,
          "attributes": {
            "ROUTING": "X40/Y4/D2;X40/Y4/0_0_Q2->0_0_D2;1;X40/Y4/D2_SLICE;X40/Y4/0_0_D2->0_0_D2_SLICE;1;X41/Y4/D2;X41/Y4/0_0_H02E0201->0_0_D2;1;X41/Y4/D2_SLICE;X41/Y4/0_0_D2->0_0_D2_SLICE;1;X41/Y4/D1;X41/Y4/0_0_H02E0201->0_0_D1;1;X41/Y4/D1_SLICE;X41/Y4/0_0_D1->0_0_D1_SLICE;1;X41/Y4/D3;X41/Y4/0_0_H02E0201->0_0_D3;1;X41/Y4/D3_SLICE;X41/Y4/0_0_D3->0_0_D3_SLICE;1;X41/Y4/D0;X41/Y4/0_0_H02E0201->0_0_D0;1;X41/Y4/D0_SLICE;X41/Y4/0_0_D0->0_0_D0_SLICE;1;X41/Y2/D2;X41/Y2/0_1_V02N0201->0_0_D2;1;X41/Y2/D2_SLICE;X41/Y2/0_0_D2->0_0_D2_SLICE;1;X41/Y2/D3;X41/Y2/0_1_V02N0201->0_0_D3;1;X41/Y2/D3_SLICE;X41/Y2/0_0_D3->0_0_D3_SLICE;1;X41/Y3/D0;X41/Y3/0_0_V02N0201->0_0_D0;1;X41/Y3/D0_SLICE;X41/Y3/0_0_D0->0_0_D0_SLICE;1;X41/Y3/D2;X41/Y3/0_0_V02N0201->0_0_D2;1;X41/Y3/D2_SLICE;X41/Y3/0_0_D2->0_0_D2_SLICE;1;X41/Y3/D1;X41/Y3/0_0_V02N0201->0_0_D1;1;X41/Y3/D1_SLICE;X41/Y3/0_0_D1->0_0_D1_SLICE;1;X41/Y3/D3;X41/Y3/0_0_V02N0201->0_0_D3;1;X41/Y3/D3_SLICE;X41/Y3/0_0_D3->0_0_D3_SLICE;1;X42/Y3/D3;X42/Y3/0_0_V02N0201->0_0_D3;1;X42/Y3/D3_SLICE;X42/Y3/0_0_D3->0_0_D3_SLICE;1;X42/Y3/D0;X42/Y3/0_0_V02N0201->0_0_D0;1;X42/Y3/D0_SLICE;X42/Y3/0_0_D0->0_0_D0_SLICE;1;X41/Y2/D1;X41/Y2/0_1_V02N0201->0_0_D1;1;X41/Y2/D1_SLICE;X41/Y2/0_0_D1->0_0_D1_SLICE;1;X42/Y3/D2;X42/Y3/0_0_V02N0201->0_0_D2;1;X42/Y3/D2_SLICE;X42/Y3/0_0_D2->0_0_D2_SLICE;1;X41/Y3/V02N0201;X41/Y4/0_0_H02E0201->0_-1_V02N0201;1;X41/Y2/D0;X41/Y2/0_1_V02N0201->0_0_D0;1;X41/Y2/D0_SLICE;X41/Y2/0_0_D0->0_0_D0_SLICE;1;X41/Y4/H02E0201;X40/Y4/0_0_Q2->1_0_H02E0201;1;X42/Y3/V02N0201;X42/Y4/-1_0_H02E0201->0_-1_V02N0201;1;X42/Y3/D1;X42/Y3/0_0_V02N0201->0_0_D1;1;X42/Y3/D1_SLICE;X42/Y3/0_0_D1->0_0_D1_SLICE;1;X40/Y4/Q2_SLICE;;1;X40/Y4/Q2;X40/Y4/0_0_Q2_SLICE->0_0_Q2;1;X41/Y4/H01E0101;X40/Y4/0_0_Q2->1_0_H01E0101;1;X41/Y3/V02N0101;X41/Y4/0_0_H01E0101->0_-1_V02N0101;1;X42/Y2/H02E0101;X41/Y2/0_1_V02N0101->1_0_H02E0101;1;X42/Y2/B2;X42/Y2/0_0_H02E0101->0_0_B2;1;X42/Y2/B2_SLICE;X42/Y2/0_0_B2->0_0_B2_SLICE;1",
            "src": "uart.v:91.42-91.54",
            "hdlname": "myuart rx_gen.rx_fifo_rptr"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO[1]": {
          "hide_name": 0,
          "bits": [ 2107 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/F3_SLICE;;1;X41/Y3/F3;X41/Y3/0_0_F3_SLICE->0_0_F3;1;X41/Y3/H01W0000;X41/Y3/0_0_F3->0_0_H01W0000;1;X40/Y4/V02S0001;X40/Y3/1_0_H01W0000->0_1_V02S0001;1;X40/Y4/D3;X40/Y4/0_0_V02S0001->0_0_D3;1;X40/Y4/C3_SLICE;X40/Y4/0_0_D3->0_0_C3_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_1[1]": {
          "hide_name": 0,
          "bits": [ 2105 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/F2_SLICE;;1;X41/Y3/F2;X41/Y3/0_0_F2_SLICE->0_0_F2;1;X41/Y3/V01S0100;X41/Y3/0_0_F2->0_0_V01S0100;1;X41/Y4/A7;X41/Y4/0_-1_V01S0100->0_0_A7;1;X41/Y4/C7_SLICE;X41/Y4/0_0_A7->0_0_C7_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_2[1]": {
          "hide_name": 0,
          "bits": [ 2103 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/F1_SLICE;;1;X41/Y3/F1;X41/Y3/0_0_F1_SLICE->0_0_F1;1;X41/Y3/V01S0000;X41/Y3/0_0_F1->0_0_V01S0000;1;X41/Y4/B6;X41/Y4/0_-1_V01S0000->0_0_B6;1;X41/Y4/C6_SLICE;X41/Y4/0_0_B6->0_0_C6_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_fifo.0.0_DO_3[1]": {
          "hide_name": 0,
          "bits": [ 2101 ] ,
          "attributes": {
            "ROUTING": "X41/Y3/F0_SLICE;;1;X41/Y3/F0;X41/Y3/0_0_F0_SLICE->0_0_F0;1;X40/Y3/H02W0001;X41/Y3/0_0_F0->-1_0_H02W0001;1;X40/Y3/D6;X40/Y3/0_0_H02W0001->0_0_D6;1;X40/Y3/C6_SLICE;X40/Y3/0_0_D6->0_0_C6_SLICE;1",
            "src": "/home/tom/nas/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "myuart.rx_gen.rx_byte[3]": {
          "hide_name": 0,
          "bits": [ 2098 ] ,
          "attributes": {
            "ROUTING": "X43/Y3/H00L0100;X43/Y3/0_0_Q1->0_0_H00L0100;1;X43/Y3/A1;X43/Y3/0_0_H00L0100->0_0_A1;1;X43/Y3/A1_SLICE;X43/Y3/0_0_A1->0_0_A1_SLICE;1;X42/Y3/H02W0101;X43/Y3/0_0_Q1->-1_0_H02W0101;1;X41/Y3/B5;X41/Y3/1_0_H02W0101->0_0_B5;1;X41/Y3/B5_SLICE;X41/Y3/0_0_B5->0_0_B5_SLICE;1;X43/Y3/Q1_SLICE;;1;X43/Y3/Q1;X43/Y3/0_0_Q1_SLICE->0_0_Q1;1;X43/Y3/V01S0100;X43/Y3/0_0_Q1->0_0_V01S0100;1;X42/Y4/H02W0301;X43/Y4/0_-1_V01S0100->-1_0_H02W0301;1;X41/Y4/B5;X41/Y4/1_0_H02W0301->0_0_B5;1;X41/Y4/B5_SLICE;X41/Y4/0_0_B5->0_0_B5_SLICE;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "rx_uart.v:12.22-12.29",
            "hdlname": "myuart rx_gen.rxuart rx_byte"
          }
        },
        "myuart.rx_gen.rx_byte[2]": {
          "hide_name": 0,
          "bits": [ 2094 ] ,
          "attributes": {
            "ROUTING": "X44/Y2/D2;X44/Y2/0_0_Q2->0_0_D2;1;X44/Y2/A2_SLICE;X44/Y2/0_0_D2->0_0_A2_SLICE;1;X41/Y3/V02S0201;X41/Y2/0_0_H06W0103->0_1_V02S0201;1;X41/Y3/V00B0000;X41/Y3/0_0_V02S0201->0_0_V00B0000;1;X41/Y3/D5;X41/Y3/0_0_V00B0000->0_0_D5;1;X41/Y3/D5_SLICE;X41/Y3/0_0_D5->0_0_D5_SLICE;1;X44/Y2/Q2_SLICE;;1;X44/Y2/Q2;X44/Y2/0_0_Q2_SLICE->0_0_Q2;1;X41/Y2/H06W0103;X44/Y2/0_0_Q2->-3_0_H06W0103;1;X41/Y3/V02S0101;X41/Y2/0_0_H06W0103->0_1_V02S0101;1;X41/Y4/H00L0100;X41/Y4/0_-1_V02S0101->0_0_H00L0100;1;X41/Y4/D5;X41/Y4/0_0_H00L0100->0_0_D5;1;X41/Y4/D5_SLICE;X41/Y4/0_0_D5->0_0_D5_SLICE;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "rx_uart.v:12.22-12.29",
            "hdlname": "myuart rx_gen.rxuart rx_byte"
          }
        },
        "myuart.rx_gen.rx_byte[1]": {
          "hide_name": 0,
          "bits": [ 2090 ] ,
          "attributes": {
            "ROUTING": "X43/Y3/A7;X43/Y3/0_0_Q7->0_0_A7;1;X43/Y3/C7_SLICE;X43/Y3/0_0_A7->0_0_C7_SLICE;1;X43/Y3/V01S0000;X43/Y3/0_0_Q7->0_0_V01S0000;1;X43/Y3/B6;X43/Y3/0_0_V01S0000->0_0_B6;1;X43/Y3/D6_SLICE;X43/Y3/0_0_B6->0_0_D6_SLICE;1;X42/Y3/H02W0701;X43/Y3/0_0_Q7->-1_0_H02W0701;1;X41/Y3/A5;X41/Y3/1_0_H02W0701->0_0_A5;1;X41/Y3/A5_SLICE;X41/Y3/0_0_A5->0_0_A5_SLICE;1;X43/Y3/Q7_SLICE;;1;X43/Y3/Q7;X43/Y3/0_0_Q7_SLICE->0_0_Q7;1;X43/Y4/V02S0701;X43/Y3/0_0_Q7->0_1_V02S0701;1;X42/Y4/H02W0701;X43/Y4/0_0_V02S0701->-1_0_H02W0701;1;X41/Y4/A5;X41/Y4/1_0_H02W0701->0_0_A5;1;X41/Y4/A5_SLICE;X41/Y4/0_0_A5->0_0_A5_SLICE;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "rx_uart.v:12.22-12.29",
            "hdlname": "myuart rx_gen.rxuart rx_byte"
          }
        },
        "myuart.rx_gen.rx_byte[0]": {
          "hide_name": 0,
          "bits": [ 2086 ] ,
          "attributes": {
            "ROUTING": "X43/Y3/D0;X43/Y3/0_0_Q0->0_0_D0;1;X43/Y3/C0_SLICE;X43/Y3/0_0_D0->0_0_C0_SLICE;1;X41/Y3/V00T0000;X41/Y3/1_0_H02W0001->0_0_V00T0000;1;X41/Y3/C5;X41/Y3/0_0_V00T0000->0_0_C5;1;X41/Y3/C5_SLICE;X41/Y3/0_0_C5->0_0_C5_SLICE;1;X43/Y3/Q0_SLICE;;1;X43/Y3/Q0;X43/Y3/0_0_Q0_SLICE->0_0_Q0;1;X42/Y3/H02W0001;X43/Y3/0_0_Q0->-1_0_H02W0001;1;X41/Y4/V02S0001;X41/Y3/1_0_H02W0001->0_1_V02S0001;1;X41/Y4/C5;X41/Y4/0_0_V02S0001->0_0_C5;1;X41/Y4/C5_SLICE;X41/Y4/0_0_C5->0_0_C5_SLICE;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "rx_uart.v:12.22-12.29",
            "hdlname": "myuart rx_gen.rxuart rx_byte"
          }
        }
      }
    }
  }
}
