# hades.models.Design file
#  
[name] CONTROLEMICRO
[components]
hades.models.gates.And2 i7 10800 18000 @N 1001 1.0E-8
hades.models.rtlib.io.MergeBits i6 18600 12000 @N 1001 3 1.0E-8
hades.models.rtlib.io.Constant i5 4200 -3000 @N 1001 8 00000001_B 1.0E-8
hades.models.rtlib.memory.ROM i4 14400 1200 @N 1001 256 5 C:/Users/Gabriel/Documents/1ENGENHARIA\u0020DA\u0020COMPUTA\u00c7\u00c3O/4\u0020Periodo/AOC/Micro_Hades/MEMORIAROM.rom
hades.models.rtlib.arith.Add i3 3600 4200 @N 1001 8 00000110_B 1.0E-8
hades.models.rtlib.register.RegR PC 0 0 @N 1001 8 00000101_B 1.0E-8
hades.models.io.Ipin i2 -2400 2400 @N 1001 null U
hades.models.rtlib.io.MergeBits i1 16200 10200 @N 1001 2 1.0E-8
hades.models.rtlib.io.Expander i0 16800 7800 @N 1001 5 1.0E-8
hades.models.rtlib.io.OpinVector op 12600 15000 @N 1001 2 1.0E-9 0
hades.models.rtlib.io.OpinVector Registrador 19200 16800 @N 1001 3 1.0E-9 0
hades.models.io.Opin valido 16200 19200 @N 1001 5.0E-9
hades.models.io.Ipin cl -3000 1200 @N 1001  U
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 i0 Y0 i6 A0 2 2 19800 9000 20400 9600 2 20400 9600 20400 12000 0 
hades.signals.SignalStdLogic1164 n8 2 i0 Y1 i6 A1 3 2 19200 9000 19200 10200 2 19200 10200 19800 10200 2 19800 10200 19800 12000 0 
hades.signals.SignalStdLogic1164 n7 2 i0 Y2 i6 A2 3 2 18600 9000 18600 10800 2 18600 10800 19200 10800 2 19200 10800 19200 12000 0 
hades.signals.SignalStdLogic1164 n6 3 i0 Y3 i1 A0 i7 B 7 2 17400 10200 18000 10200 2 18000 10200 18000 9000 2 18000 9000 14400 9000 2 14400 9000 14400 11400 2 14400 11400 9000 11400 2 9000 11400 9000 19800 2 9000 19800 10800 19800 1 18000 9000 
hades.signals.SignalStdLogic1164 n5 3 i0 Y4 i7 A i1 A1 6 2 17400 9000 17400 9600 2 16800 9600 6600 9600 2 6600 9600 6600 18600 2 6600 18600 10800 18600 2 17400 9600 16800 9600 2 16800 9600 16800 10200 1 16800 9600 
hades.signals.SignalStdLogicVector n20 3 2 i6 Y Registrador A 4 2 19200 13200 19200 14400 2 19200 14400 18000 14400 2 18000 14400 18000 16800 2 18000 16800 19200 16800 0 
hades.signals.SignalStdLogicVector n4 8 2 i3 SUM PC D 5 2 6000 6600 6000 7800 2 6000 7800 10200 7800 2 10200 7800 10200 -4800 2 10200 -4800 1800 -4800 2 1800 -4800 1800 0 0 
hades.signals.SignalStdLogic1164 n3 2 cl Y PC CLK 1 2 -3000 1200 0 1200 0 
hades.signals.SignalStdLogic1164 n2 2 i2 Y PC NR 3 2 -2400 2400 -1200 2400 2 -1200 2400 -1200 1800 2 -1200 1800 0 1800 0 
hades.signals.SignalStdLogicVector n0_0 8 3 PC Q i3 A i4 A 7 2 1800 2400 1800 3600 2 1800 3600 4800 3600 2 4800 3600 4800 4200 2 1800 3600 1800 9000 2 1800 9000 13800 9000 2 13800 9000 13800 3600 2 13800 3600 14400 3600 1 1800 3600 
hades.signals.SignalStdLogicVector n1 8 2 i5 Y i3 B 3 2 6000 -1200 6000 2400 2 6000 2400 7200 2400 2 7200 2400 7200 4200 0 
hades.signals.SignalStdLogicVector n0 2 2 i1 Y op A 4 2 12600 15000 11400 15000 2 11400 15000 11400 12600 2 11400 12600 16800 12600 2 16800 12600 16800 11400 0 
hades.signals.SignalStdLogic1164 n11 2 i7 Y valido A 1 2 14400 19200 16200 19200 0 
hades.signals.SignalStdLogicVector n10 5 2 i4 D i0 A 3 2 17400 7800 17400 6600 2 17400 6600 18000 6600 2 18000 6600 18000 6000 0 
[end signals]
[end]
